# Instructions:

EXT: [ Rd = (Rs OP2 Rt) ? 1 : 0 ]														
EQ	:	{opcode		-	, Rt}	Г	0P=	"000000	0000_1000"	Rd	Rs	Rt	]	
LT	:	{opcode					0P=	"000000	0000_1001"	Rd	Rs	Rt	]	
LE	:	{opcode				Ē			0000_1010"	Rd	Rs	Rt	]	
NE	:	{opcode	₃, Rd,	Rs,	, Rt}		OP=	"000000	0000_1011"	Rd	Rs	Rt	]	
EXT: [ Rd	l = Rs	OP2 rt ]												
ADD	:	{opcod							0010_0000"	Rd	Rs	Rt	]	
AND	:	{opcod				Ē			0010_0100"	Rd	Rs	Rt	]	
OR	:	{opcod			-	Ē			0010_0101"	Rd	Rs	Rt	j	
XOR	:	{opcod				Ē			0010_0110"	Rd	Rs	Rt	j	
SUB NAND		{opcode							0010_1000" 0010_1100"	Rd Rd	Rs Rs	Rt Rt	]	
NOR		{opcode				Ĺ			0010_1100	Rd	Rs	Rt	]	
NXOR	•	{opcode				Ė			0010_1101	Rd	Rs	Rt	j	
RSHF	:	{opcode			-	Ē			0011_0000"	Rd	Rs	Rt	j	
LSHF	:	{opcod				Ē			0011_0001"	Rd	Rs	Rt	j	
RP· [ if /	BR: [ if (Rs OP1 Rt) PC = PC + 4 + 4×sxt(Imm) ]													
BEQ		{opcode			-	, <sub>]</sub>		"001000	XXXX_XXXX"	Imm	Rs	Rt	]	
BLT	:	{opcode			-	Ė			XXXX_XXXX"	Imm	Rs	Rt	j	
BLE	:	{opcode			-	Ē			XXXX_XXXX"	Imm	Rs	Rt	j	
BNE	:	{opcode			-	Ē			XXXX_XXXX"	Imm	Rs	Rt	j	
JAL: [ Rt	= PC+	4. PC = R	s + 4×	sxt(li	mm) 1									
JAL	:	•		•	<i>.</i> -	Γ	OP=	"001100	XXXX_XXXX"	Imm	Rs	Rt	]	
LW: [ Rt		-			. ,,	_							-	
LW LW	- IVILI	opcode{		-	(Rs)}	Γ	OP=	"010010	XXXX_XXXX"	Imm	Rs	Rt	]	
		- •			(113)	L	01 –	010010	7000 <u>~</u> 7000	<b>±</b> 111111	113		J	
SW: [ ME	-	-	-	-	(Dc)]	г	ΩD	"011010	XXXX_XXXX"	Imm	Rs	Rt	٦	
SW	:	{opcode		TIIIII	(12)}		UP=	011010	^^^^_	TIIIII	NS.	ΝÜ	]	
ALUI: Rt	= Rs (	•	•	_		_				_	_	_	_	
ADDI	:	{opcode	-	-					XXXX_XXXX"	Imm	Rs	Rt	]	
	:	{opcode							XXXX_XXXX"	Imm	Rs	Rt	]	
ORI	:	{opcode	-	-					XXXX_XXXX"	Imm	Rs	Rt	]	
XORI	:	{opcode	∍, Ks,	Rt,	, Imm}		OP=	"100110	XXXX_XXXX"	Imm	Rs	Rt	]	
Registers	-	embly   I	Registe	er#):							1			
Zero	RØ			Α0	R1			A1	R2		42   R			
A3/RV	R4			TØ	R5			T1	R6	-	SØ   R			
S1	R8			S2	R9			 CD	R10			11		
	R12			FP	R13			SP	R14		RA   R	15		
Pseudo-I		í.			=	nt lı	nstru	_	_	ı				
NOT Ri,Rj NAND Ri,Rj,Rj CALL Imm(Ri)									JAL RA, Imm(Ri)					
RET JAL R10,0(RA) JMP Imm(R										R10,				
BGT Ry,Rx,Label BLT Rx,Ry,Label BGE Ry,Rx,Label								BLE Rx,Ry,Label						
BR Lab			-		'ero,Lal	oel			Rz,Ry,Rx		Rz,Rx		_	
GE Rz,Ry,Rx   LE Rz,Rx,Ry SUBI R									I Ry,Rx,Imm	ADD:	I Ry,	Rx,-1	[mm	

# Instruction Set Architecture for CS3220 (Spring 2020) - Hyesoon Kim

#### Other notes:

Memory addressability: Byte address

Instruction size: 4 Bytes (i.e., PC will be incremented by 4)

The data size for Load/Store: 4 Bytes Data width for register file: 4 Bytes

Shift operations are arithmetic: (i.e. only RSHF needs sign extension)

## 1/0:

Clock (CLK), Reset signals

Memory mapped IO

ADDRLEDR: Memory Addr for LEDR: 0xFFFFF020 ADDRHEX: Memory Addr for HEX: 0xFFFFF000 ADDRKEY: Memory Addr for KEY: 0xFFFFF080 ADDRSW: Memory Addr for switch: 0xFFFFF090

## Microarchitecture specifications:

Instruction memory: imem

Data memory: dmem

Start PC: 0x100