Skip to content
View PebPeb's full-sized avatar
🐢
Breaking Ankles
🐢
Breaking Ankles

Block or report PebPeb

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. BEAN-2 BEAN-2 Public

    From the creator of the BEAN-1 comes the BEAN-2....

    Verilog 2

  2. BEAN-1 BEAN-1 Public

    Binary Execution and Analysis Node

    Verilog 1

  3. Single-Cycle-RV32I Single-Cycle-RV32I Public

    Single Cycle CPU using the RV32I Base Instruction set

    Verilog 5

  4. Compiler-RV32I Compiler-RV32I Public

    Rudimentary compiler for bare bones RV32I on my custom Single Cycle CPU

    Python 1

  5. RISC-V-Programs RISC-V-Programs Public

    RISC-V Programs is a collection of programs writen in C and Assembly for various RISC-V implementations.

    Makefile 1

  6. verilog-modules verilog-modules Public

    Archive of all the different general purpose verilog modules that I build

    Verilog 1