



Title: ADCS Interface Module 2 - Top Sheet			
Part Number:	705-01845	Revision:	B
File:	AIM2 - Top Sheet REV.B.SchDoc	Sheet:	1 of 12
Date:	10/03/2018	Size:	B
		Drawn By:	DJW


Doc. Rev: 01  
(C) 2001-2017 Pumpkin, Inc.



Title: AIM2 - ADCS Multiplexing REVB.SchDoc			
Part Number:	705-01845	Revision:	B
File:	AIM2 - ADCS Multiplexing REVB.SchDoc	Sheet:	2 of 12
Date:	10/03/2018	Size:	B
		Drawn By:	DJW

Doc. Rev: 01  
(C) 2001-2017 Pumpkin, Inc.







750 Naples Street  
San Francisco, California 94112

Title: ADCS Interface Module 2 - FTDI USB to UART Interface			
Part Number:	705-01845	Revision:	B
File:	AIM2 - FTDI REV B.SchDoc	Sheet:	4 of 12
Date:	10/03/2018	Size:	B
		Drawn By:	DJW

Doc. Rev: 01  
(C) 2001-2017 Pumpkin, Inc.






VARF	VARF
MOSI0	MOSI0
-SS0	-SS0
SCLK0	SCLK0
CLEAR0	CLEAR0
URX0	URX0
URX1	URX1
URX2	URX2
URX3	URX3
-FAULT	-FAULT
-RESET	-RESET
OFF_VCC	OFF_VCC





Title: ADCS Interface Module 2 - Bus Interface			
Part Number:	705-01845	Revision:	B
File:	AIM2 - Bus Interface REV.B.SchDoc	Sheet:	6 of 12
Date:	10/03/2018	Size:	B
		Drawn By:	DJW

Doc. Rev: 01  
(C) 2001-2017 Pumpkin, Inc.



SIM Connections




ANTS Connection




SIM Rev D required for SIM\_TXD0/RXD0 on J232. SIM Rev C can be made compatible with two wires from SIM's SupMCU routed to SIM's H4, and SIM's AD6 & AD7 circuitry omitted.



Title: ADCS Interface Module 2 - External Interfaces		
Part Number: 705-01845	Revision: B	
File: AIM2 - External Interfaces REV.B.SchDoc	Sheet: 7 of 12	
Date: 10/03/2018	Size: B	Drawn By: DJW









750 Naples Street  
San Francisco, California 94112

Title: ADCS Interface Module 2 - OEM716 Interface			
Part Number:	705-01845	Revision:	B
File:	AIM2 - GPS REV B.SchDoc	Sheet:	9 of 12
Date:	10/03/2018	Size:	B
		Drawn By:	DJW

Doc. Rev: 01  
(C) 2001-2017 Pumpkin, Inc.







The PIC10's purpose is to ensure that the OFF\_VCC signal is asserted cleanly. This is achieved by asserting a finite length pulse when -RST\_WDT is asserted and then waiting for VCC\_MCU to come back up fully before listening for another -RST\_WDT assertion again.



Title: ADCS Interface Module 2 - Watchdog Timer			
Part Number:	705-01845	Revision:	B
File:	AIM2 - WDT REV.B.SchDoc	Sheet:	12 of 12
Date:	10/03/2018	Size:	B
		Drawn By:	DJW