Skip to content

Commit

Permalink
README
Browse files Browse the repository at this point in the history
  • Loading branch information
shtaxxx committed Nov 19, 2015
1 parent 31b7ce3 commit 24905c8
Show file tree
Hide file tree
Showing 3 changed files with 74 additions and 3 deletions.
35 changes: 34 additions & 1 deletion README.md
Original file line number Diff line number Diff line change
Expand Up @@ -190,7 +190,7 @@ Run the script.
python hello_led.py
```

You will have a complete Verilog HDL source code named 'tmp.v' in the root directory, which is generated by the source code generator.
You will have a complete Verilog HDL source code named 'tmp.v' as below, which is generated by the source code generator.

```verilog
module test #
Expand Down Expand Up @@ -293,6 +293,39 @@ module blinkled #
endmodule
```

You will also see the simulation result of the generated Verilog code on Icarus Verilog.

```
VCD info: dumpfile uut.vcd opened for output.
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: 0 count: 0
LED: 0 count: 1
LED: 0 count: 2
LED: 0 count: 3
LED: 0 count: 4
...
LED: 9 count: 777
LED: 9 count: 778
LED: 9 count: 779
LED: 9 count: 780
LED: 9 count: 781
LED: 9 count: 782
LED: 9 count: 783
```

If you installed GTKwave and enable 'sim.view_waveform()' in 'hello_led.py', you can see the waveform the simulation result.

![waveform.png](img/waveform.png)


Publication
==============================
Expand Down
42 changes: 40 additions & 2 deletions README.rst
Original file line number Diff line number Diff line change
Expand Up @@ -207,8 +207,8 @@ Run the script.

python hello_led.py

You will have a complete Verilog HDL source code named 'tmp.v' in the
root directory, which is generated by the source code generator.
You will have a complete Verilog HDL source code named 'tmp.v' as below,
which is generated by the source code generator.

.. code:: verilog
Expand Down Expand Up @@ -311,6 +311,44 @@ root directory, which is generated by the source code generator.
endmodule
You will also see the simulation result of the generated Verilog code on
Icarus Verilog.

::

VCD info: dumpfile uut.vcd opened for output.
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: x count: x
LED: 0 count: 0
LED: 0 count: 1
LED: 0 count: 2
LED: 0 count: 3
LED: 0 count: 4
...
LED: 9 count: 777
LED: 9 count: 778
LED: 9 count: 779
LED: 9 count: 780
LED: 9 count: 781
LED: 9 count: 782
LED: 9 count: 783

If you installed GTKwave and enable 'sim.view\_waveform()' in
'hello\_led.py', you can see the waveform the simulation result.

.. figure:: img/waveform.png
:alt: waveform.png

waveform.png

Publication
===========

Expand Down
Binary file added img/waveform.png
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.

0 comments on commit 24905c8

Please sign in to comment.