Qucs

Test Report

SPICE to Ques conversion: Test File 4

Mike Brinson

Copyright © 2007 Mike Brinson <mbr/>brin72043@yahoo.co.uk>

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.1 or any later version published by the Free Software Foundation. A copy of the license is included in the section entitled "GNU Free Documentation License".

Introduction

Title

SPICE 2g6 and 3f5 capacitors.

SPICE specification

Format: SPICE 2g6¹:

- 1. Linear form: CX N + N- value [IC = INCOND]
- 2. Nonlinear form: CX N+N-[POLY] value [C1 [C2 ...]] [IC = INCOND]

Notes:

- 1. Characters [and] enclose optional items
- 2. Capacitors begin with letter C.
- 3. X denotes name of capacitor
- 4. N+ and N- are the positive and negative nodes respectively.
- 5. Equations:

Capacitors may be nonlinear functions of voltage, where $C(V) = value + C1 \cdot V + C2 \cdot V^2 + \dots \cdot Cn \cdot V^n$

Format: SPICE 3f5²:

- 1. Linear capacitors: RX N+ N- value [IC = INCOND]
- 2. Semiconductor capacitors:

RX N+ N- [value] [mname] [L=length] [W=width] [IC=VAL]

Notes:

- 1. Characters [and] enclose optional items
- 2. Capacitors begin with letter C.
- 3. X denotes name of capacitor

¹See section 6.2, SPICE 2g6 user's guide.

²See sections 3.1.4 and 3.1.5, SPICE 3f6 user's guide.

- 4. N+ and N- are the positive and negative nodes respectively.
- 5. mname; if specified the capacitance is calculated from the process information given in entry .model mname.
- 6. L is the length of the capacitor.
- 7. W is the width of the capacitor.
- 8. mname .model type C parameters:
 - CJ: Junction bottom capacitance; default $-.F/meters^2$.
 - CJSW: Junction sidewall capacitance; default $F/meters^2$.
 - DEFW : Default width; default 1e-6 meters.
 - NARROW: Narrowing due to side etching; default 0.0 meters.
- 9. Equations:

```
CAP = CJ \cdot (L - NARROW) \cdot (W - NARROW) + 2 \cdot CJSW \cdot (L + W - 2 \cdot NARROW)
```

Test code and schematic

SPICE code: File S2Q_test4_a.cir

```
* SPICE to Ques syntax test file
* SPICE 2g6 and 3f5 linear capacitors.
* DC and AC tests.
.subckt S2Q_test4_a p01 p02 p03 p04 p05 p06
v1\ 1\ 0\ AC\ 1v
r1 1 p01 10k
c1 p01 0 1u
v2 2 0 ac 1v
r3\ 2\ p02\ 10k
c2 p02 0 1u ic = 10v
v3dc 3 0 dc 1v
v3ac 4 3 ac 1v
r4 4 p03 10k
c3 p03 0 1u
v4dc 5 0 dc 1v
v4ac 6 5 ac 1v
r5 6 p04 10k
c4 p04 0 1u ic = 10v
v3 7 0 dc 1v ac 1v
r6 7 p05 10k
c5 p05 0 1u
v4\ 8\ 0\ dc\ 1v\ ac\ 1v
r7 8 p06 10k
```

```
\begin{array}{lll} {\rm c6~p06~0~1u~ic} = 10{\rm v} \\ {\rm .ends} \\ {\rm .end} \end{array}
```

SPICE code: File S2Q_test4_b.cir

```
* SPICE to Ques syntax test file
\ast SPICE 2g6 and 3f5 linear capacitors.
* Pulse tests.
.subckt S2Q_test4_b p01 p02 p03 p04 p05
v1 1 0 pulse (0 1 50ms 1us 1us 100ms 200ms)
r1 1 p01 10k
c1 p01 0 1u ic=0v
v2 2 0 pulse (0 1 50ms 1us 1us 100ms 200ms)
r3\ 2\ p02\ 10k
c2 p02 0 1u ic = -1v
v3dc 3 0 1v
v3ac 4 3 pulse (0 1 50ms 1us 1us 100ms 200ms)
r4 4 p03 10k
c4 p03 0 1u ic=0v
v4dc\ 5\ 0\ dc\ 1v
v4ac 6 5 pulse (0 1 50ms 1us 1us 100ms 200ms)
r5 6 p04 10k
c5 p04 0 1u ic = -1v
v5 7 0 dc 1v pulse (0 1 50ms 1us 1us 100ms 200ms)
r6 7 p05 10k
c6 p05 0 1u ic = -1v
.ends
.end
```




Figure 1: March 22: SPICE to Ques conversion: Test4 schematic plus de output table for SPICE 2g6 and 3f5 linear capacitors test

History of simulation results

March 22 2007, Simulation tests by Mike Brinson

A: SPICE 2g6 and 3f5 linear capacitor dc tests:

- Vp01.V: **FAIL**; correct dc output = 0V.
- Vp02.V: **FAIL**; correct dc output = 0V.
- Vp03.V: **FAIL**; correct dc output = 1V.
- Vp04.V: **FAIL**; correct dc output = 1V.
- Vp05.V: **FAIL**; correct dc output = 1V.
- Vp06.V: **FAIL**; correct dc output = 1V.

NOTE: It would appear that the value of a branch AC voltage source is being added to DC sources in the same branch during the DC simulation. This is incorrect. Ques correctly computes the DC conditions from a schematic, see Fig. 2. ERROR in SPICE to Ques conversion process.




Figure 2: March 22: Ques RC simulation with series AC and DC sources

Ques netlist:

```
.Def:S2Q_test4_a_cir_netP01 _netP02 _netP03 _netP04 _netP05
 _netP06 _ref
  .Def:S2Q_TEST4_A _ref _netP01 _netP02 _netP03 _netP04
_{\rm netP05} _{\rm netP06}
  Vac:V4 _net8 _cnet5 U="1V"
  Vac:V3 _net7 _cnet4 U="1V"
  Vac:V4AC _net6 _cnet3 U="1V"
  Vac:V3AC _net4 _cnet2 U="1V"
  Vac:V2 _net2 _cnet1 U="1V"
  Vac:V1 _net1 _cnet0 U="1V"
  Vdc:V1 _cnet0 _ref U="1"
 R:R1 _net1 _netP01 R="10k"
 C:C1 _netP01 _ref C="1u"
 Vdc:V2 _cnet1 _ref U="1"
 R:R3 _net2 _netP02 R="10k"
 C:C2 _netP02 _ref C="1u" V="10V"
  Vdc:V3DC _net3 _ref U="1V"
  Vdc:V3AC _cnet2 _net3 U="1"
 R:R4 _net4 _netP03 R="10k"
 C:C3 _netP03 _ref C="1u"
  Vdc:V4DC _net5 _ref U="1V"
  Vdc:V4AC _cnet3 _net5 U="1"
 R:R5 _net6 _netP04 R="10k"
 C:C4 _netP04 _ref C="1u" V="10V"
 Vdc:V3 _cnet4 _ref U="1V"
 R:R6 _net7 _netP05 R="10k"
 C:C5 _netP05 _ref C="1u"
 Vdc:V4 _cnet5 _ref U="1V"
 R:R7 _net8 _netP06 R="10k"
 C:C6 _netP06 _ref C="1u" V="10V"
  . Def: End
 Sub:X1 _ref _netP01 _netP02 _netP03 _netP04 _netP05 _netP06
Type="S2Q_TEST4_A"
. Def: End
.DC:DC1 Temp="26.85" reltol="0.001" abstol="1_pA" vntol="1_uV"
```

Qucs 0.0.11 /media/hda2/S2Q_test4_prj/S2Q(test4_a).sch

6

saveOPs="no" MaxIter="150" saveAll="no" convHelper="none" Solver="CroutLU"

Sub:X1 vp01 vp02 vp03 vp04 vp05 vp06 gnd Type="S2Q_test4_a_cir"




Figure 3: March 22: Output waveforms for ac tests

B: SPICE 2g6 and 3f5 linear capacitor ac tests: Simulation waveforms appear to be correct, see Fig. 3.

C: SPICE 2g6 and 3f5 capacitor pulse tests. SPICE code: File S2Q_test4_b.cir

Qucs netlist:

 $\# Qucs 0.0.11 / media/hda2/S2Q_test4_prj/S2Q(test4_b).sch$

.Def:S2Q_test4_b_cir _netP01 _netP02 _netP03 _netP04 _netP05 _ref .Def:S2Q_TEST4_B _ref _netP01 _netP02 _netP03 _netP04 _netP05 Vrect:V5 _net7 _cnet4 U="1" Td="50ms" Tr="1us" Tf="1us" Tf="1us" Tf="0.100002" TL="0.049998"




Figure 4: March 22: SPICE to Ques conversion: Test4 schematic plus de output table for SPICE 2g6 and 3f5 linear capacitors pulse test

```
Vrect:V4AC _net6 _cnet3 U="1" Td="50ms" Tr="1us" Tf="1us"
TH="0.100002" TL="0.049998"
Vrect:V3AC _net4 _cnet2 U="1" Td="50ms" Tr="1us" Tf="1us"
TH="0.100002" TL="0.049998"
Vrect:V2 _net2 _cnet1 U="1" Td="50ms" Tr="1us" Tf="1us"
TH="0.100002" TL="0.049998"
Vrect:V1 _net1 _cnet0 U="1" Td="50ms" Tr="1us" Tf="1us"
TH="0.100002" TL="0.049998"
Vdc:V1 _cnet0 _ref U="0"
R:R1 _net1 _netP01 R="10k"
C:C1 _netP01 _ref C="1u" V="0V"
Vdc:V2 _cnet1 _ref U="0"
R:R3 _net2 _netP02 R="10k"
C:C2 _netP02 _ref C="1u" V="-1V"
Vdc:V3DC _net3 _ref U="1V"
Vdc:V3AC _cnet2 _net3 U="0"
R:R4 _net4 _netP03 R="10k"
C:C4 _netP03 _ref C="1u" V="0V"
Vdc:V4DC _net5 _ref U="1V"
Vdc:V4AC _cnet3 _net5 U="0"
R:R5 _net6 _netP04 R="10k"
C:C5 _netP04 _ref C="1u" V="-1V"
Vdc:V5 _cnet4 _ref U="1"
R:R6 _net7 _netP05 R="10k"
```

```
C:C6 _netP05 _ref C="1u" V="-1V"
.Def:End
Sub:X1 _ref _netP01 _netP02 _netP03 _netP04 _netP05 Type="S2Q_TEST4_B"
.Def:End
```

```
.DC:DC1 Temp="26.85" reltol="0.001" abstol="1_pA" vntol="1_uV" saveOPs="no" MaxIter="150" saveAll="no" convHelper="none" Solver="CroutLU"
.TR:TR1 Type="lin" Start="0" Stop="400ms" Points="1000" IntegrationMethod="Gear"Order="6" InitialStep="0.01_ns" MinStep="1e-16" MaxIter="1500" reltol="0.001" abstol="100_pA" vntol="100_uV" Temp="26.85" LTEreltol="1e-3" LTEabstol="1e-6" LTEfactor="1" Solver="CroutLU" relaxTSR="no" initialDC="yes" MaxStep="0"
```

Sub:X1 vp01 vp02 vp03 vp04 vp05 gnd Type="S2Q_test4_b_cir"

C 1: DC simulation.

- Vp01.V: **FAIL**; correct dc output = 0V.
- Vp02.V: **FAIL**; correct dc output = 0V.
- Vp03.V: **FAIL**; correct dc output = 1V.
- Vp04.V: **FAIL**; correct dc output = 1V.
- Vp05.V: **FAIL**; correct dc output = 1V.

NOTE: There appears to be an error in the dc simulation of the converted SPICE test netlist. All dc output values have roughly 0.67 volts added to their correct value. This could possibly be due to the way capacitor voltages are initialised. Ques appears not to initialise capacitor voltages and they appear to be left floating after the SPICE to Ques conversion process if they are not set by an IC=INCD statement? Although SPICE allows capacitor voltages to be initialised via the optional parameter IC =INCOND this is only used at the start of transient analysis. The question is does it also get used in an .op dc analysis? Here there is a problem for Ques and possibly the best solution would be for Ques to use the IC=INCOD value for the initial capacitor voltage, if given, otherwise set capacitor dc voltages to zero at the start of dc and transient analysis. Moreover, they must be initialised and NOT left floating at an indeterminate value.

C 2: Transient simulation:

Simulation waveforms appear to be correct, see Fig. 5. NOTE: The transient analysis is set to use capacitor initialisation voltages.




Figure 5: March 22: Pulse test waveforms for SPICE 2g6 and 3f5 linear capacitors

D: Combined DC, AC and transient source test. SPICE code: File S2Q_test4_c.cir

```
* SPICE to Ques syntax test file

* SPICE 2g6 and 3f5 capacitors.

* Pulse test with dc and ac source

* in series with pulse voltage source.

*
.subckt S2Q_test4_c p06

*
v6 8 0 dc 1v ac 1v pulse(0 1 50ms 1us 1us 100ms 200ms)
r7 8 p06 10k
c7 p06 0 1u ic = -1v
.ends
.end
```

- Vp06.V: **FAIL**; correct dc output = 1V.
- Vp06.v: **PASS**; correct ac waveform.
- Vp06.Vt: **FAIL**; Transient simulation will not run.

NOTE: Vp06.Vt: If **ac 1v** is removed from voltage source statement, v6, the transient analysis gives correct result. Cause unknown.




Figure 6: March 22: Test circuit for combined dc, ac and pulse source test

Qucs netlist:

```
# Qucs 0.0.11
                    /\text{media}/\text{hda2}/\text{S2Q}_{\text{test4}} prj/S2Q(test4_c).sch
. Def: S2Q_test4_c\_cir\_netP06\_ref
   .Def:S2Q_TEST4_C _ref _netP06
   Vrect:V6 _net8 _cnet1 U="1" Td="50ms" Tr="1us" Tf="1us" TH="0.100002"
   TL="0.049998"
   Vac:V6 _cnet1 _cnet0 U="1V"
   Vdc:V6 _cnet0 _ref U="1"
  R:R7 _net8 _netP06 R="10k"
  C:C7 _netP06 _ref C="1u" V="-1V"
   .Def:End
   Sub:X1 _ref _netP06 Type="S2Q_TEST4_C"
.Def:End
Sub:X1 vp06 gnd Type="S2Q_test4_c_cir"
.DC:DC1 Temp="26.85" reltol="0.001" abstol="1_pA" vntol="1_uV" saveOPs="no"
MaxIter="150" saveAll="no" convHelper="none" Solver="CroutLU"
MaxIter="150" saveAII="no" convneiper= none SolveI= Clouds.

AC:AC1 Type="log" Start="1_Hz" Stop="10_kHz" Points="400" Noise="no"

.TR:TR1 Type="lin" Start="0" Stop="300_ms" Points="300" IntegrationMethod="Gear"

Order="6" InitialStep="0.001_ns" MinStep="1e-16" MaxIter="150" reltol="0.01"
abstol="100_pA" vntol="100_uV" Temp="26.85" LTEreltol="1e-3" LTEabstol="1e-6"
LTEfactor="1" Solver="CroutLU" relaxTSR="no" initialDC="yes" MaxStep="0"
```

E: SPICE 2g6 non-linear capacitor tests.

NO results - Ques 0.0.11 does not allow non-linear capacitors of the SPICE 2g6 form. Nonlinear capacitors will be added to both Ques and QUESCONV sometime in the future when the nonlinear independent voltage and current sources are implemented, see the todo list..

```
F: SPICE 3f5 tests SPICE code: File S2Q_test4_e.cir
* SPICE to Ques syntax test file
* SPICE 3f5 semiconductor capacitors.
* DC and AC tests.
.subckt S2Q_test4_e p01 p02 p03 p04 p05 p06
v1 1 0 DC 1v AC 1v
r1 1 p01 10k
c1 p01 0 1u
v2\ 2\ 0\ dc\ 1v\ ac\ 1v
r3 2 p02 10k
c2 p02 0 1u ic = 10v
v3dc 3 0 dc 1v
v3ac 4 3 ac 1v
r4 4 p03 10k
c3 p03 0 1u ic = -10v
v4dc 5 0 dc 1v
v4ac 6 5 ac 1v
r5 6 p04 10k
c4 p04 0 cmod1 L=10u W=1u
.model cmod1 C(CJ=50u CJSW=20p NARROW=0.1u)
v3 7 0 dc 1v ac 1v
r6 7 p05 10k
c5 p05 0 cmod1 L=10u W=1u
v4\ 8\ 0\ dc\ 1v\ ac\ 1v
r7 8 p06 10k
c6 p06 0 cmod2 L=10u
.model cmod2 C(DEFW=1u CJ=50u CJSW=20p NARROW=0.1u)
.ends
.end
Ques netlist (DC simulation)
# Qucs 0.0.11
               /\text{media}/\text{hda2}/\text{S2Q\_test4\_prj}/\text{S2Q}(\text{test4\_e}).\text{sch}
.Def:S2Q_test4_e_cir _netP01 _netP02 _netP03 _netP04 _netP05 _netP06 _ref
   .Def:S2Q_TEST4_E _ref _netP01 _netP02 _netP03 _netP04 _netP05 _netP06
  Vac:V4 _net8 _cnet5 U="1V"
```

```
Vac:V3 _net7 _cnet4 U="1V"
  Vac:V4AC _net6 _cnet3 U="1V"
  Vac:V3AC _net4 _cnet2 U="1V"
  Vac:V2 _net2 _cnet1 U="1V"
  Vac:V1 _net1 _cnet0 U="1V"
  Vdc:V1 _cnet0 _ref U="1V"
  R:R1 _net1 _netP01 R="10k"
  C:C1 _netP01 _ref C="1u"
  Vdc:V2 _cnet1 _ref U="1V"
 R:R3 _net2 _netP02 R="10k"
  C:C2 _netP02 _ref C="1u" V="10V"
  Vdc:V3DC _net3 _ref U="1V"
  Vdc:V3AC _cnet2 _net3 U="1"
  R:R4 _net4 _netP03 R="10k"
  C:C3 _netP03 _ref C="1u" V="-10V"
  Vdc:V4DC _net5 _ref U="1V"
  Vdc:V4AC _cnet3 _net5 U="1"
  R:R5 _net6 _netP04 R="10k"
  C:C4 _netP04 _ref L="10u" W="1u" C="1e-12"
  Vdc:V3 _cnet4 _ref U="1V"
 R:R6 _net7 _netP05 R="10k"
  C:C5 _netP05 _ref L="10u" W="1u" C="1e-12"
  Vdc:V4 _cnet5 _ref U="1V"
 R:R7 _net8 _netP06 R="10k"
  C:C6 _netP06 _ref L="10u" C="1e-12"
  .Def:End
  Sub:X1 _ref _netP01 _netP02 _netP03 _netP04 _netP05 _netP06 Type="S2Q_TEST4_E"
. Def:End
Sub: X1 \ vp01 \ vp02 \ vp03 \ vp04 \ vp06 \ vp07 \ gnd \ Type="S2Q_test4_e_cir"
.DC:DC1 Temp="26.85" reltol="0.001" abstol="1_pA" vntol="1_uV"
 saveOPs="no" MaxIter="150" saveAll="no" convHelper="none" Solver="CroutLU"
```

RESULTS:

```
line 25: checker error, extraneous property 'L' is invalid in 'C:C4' line 25: checker error, extraneous property 'W' is invalid in 'C:C4' line 28: checker error, extraneous property 'L' is invalid in 'C:C5' line 28: checker error, extraneous property 'W' is invalid in 'C:C5' line 31: checker error, extraneous property 'L' is invalid in 'C:C6'
```

Errors in SPICE semiconductor capacitor to Ques netlist format conversion.

March 25 2007, Simulation tests by Mike Brinson

Code modifications:

• * check_spice.cpp: Handling capacitor models correctly. Also fixed wrong DC value of sources when neither the DC directive nor an immediate value was given. Stefan Jahn.

A: SPICE 2g6 and 3f5 linear capacitor dc tests:

• Vp01.V: **PASS**; dc output = 0V.

• Vp02.V: **PASS**; dc output = 0V.

• Vp03.V: **PASS**; dc output = 1V.

• Vp04.V: **PASS**; dc output = 1V.

• Vp05.V: **PASS**; dc output = 1V.

• Vp06.V: **PASS**; dc output = 1V.

C: SPICE code: File S2Q_test4_b.cir

Further notes on test results:

- SPICE independent voltage sources with DC, AC and transient elements appear to be handled differently by SPICE and Qucs. In a SPICE DC operating point simulation, time domain sources have their DC values set to their value at simulation time equal to zero seconds. However, for time domain pulse source Qucs finds the DC level by integrating it's waveform over one signal cycle. This results in a DC value of 0.6667V, yielding the DC offset recorded in the original test. In Qucs a generator is added to the Qucs netlist for each of the elements specified in the original SPICE voltage source entry. Hence, it is possible to have upto three voltage sources in series. Figure 7 illustrates that the DC offset occurs from a pulse generator placed in series with a DC source on a schematic.
- The same comment concerning SPICE and Qucs differences introduced above applies to the AC component of a SPICE independent voltage source component. In this case there is not a DC offset but because the frequency of the source is NOT included in the SPICE code, Qucs assumes it's default value to be 1GHz. Hence, in the time domain an AC generator is included in the independent voltage source branch with a frequency of 1GHz. This in turn causes the transient analysis routines to require a very small time step for satisfactory accuracy and hence the simulation takes a long time and appears to hang. SPICE on the other hand considers the AC source to be only applicable to small signal AC analysis and does NOT include it in time domain simulation. Yet another example of the difference between SPICE and Qucs.

• RECOMMENDATIONS:

- 1. Mix DC, AC and time domain source elements in SPICE independent voltage sources with care when converting code to be simulated with Qucs.
- 2. When simulating SPICE netlists in the time domain ensure capacitors have their initial condition voltages set to known values. This ensures that the correct DC conditions form the starting point for a transient circuit simulation.




Figure 7: March 25: DC simulation showing 0.6667V offset

F: SPICE 3f5 tests SPICE code: File S2Q_test4_e.cir DC simulation test: All outputs PASS with a DC value of 1V.

References

- A. Vladimirescu, Kaihe Zhang, A.R. Newton, D.O Pederson A. Sangiovanni-Vincentelli, SPICE 2G User's Guide (10 Aug 1981), Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, Ca., 94720.
- 2. B. Johnson, T. Quarles, A.R. Newton, P.O. Pederson, A.Sangiovanni-Vincentelli, SPICE3 Version 3f User's Manual (October 1972), Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, Ca., 94720.
- 3. Andrei Vladimirescu, THE SPICE book,1994, John Wiley and Sons. Inc., ISBN 0-471-609-26-9.