Skip to content
View RDSik's full-sized avatar
🌳
🌳
  • St.Petersburg Polytechnic University
  • Saint Petersburg, Russia

Block or report RDSik

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. verilog-transceiver verilog-transceiver Public

    Educational project for the Xilinx ZedBoard Zynq-7000 Development Kit

    Verilog 2

  2. fpga-useful-list fpga-useful-list Public

    List of useful materials on FPGA topic

    1

  3. digital-design-lab-manual digital-design-lab-manual Public

    Мое решение задач из книги Цифровой синтез: практический курс

    Verilog

  4. i2c-master i2c-master Public

    Verilog

  5. schoolRISCV schoolRISCV Public

    Forked from zhelnio/schoolRISCV

    CPU microarchitecture, step by step

    Makefile

  6. si5340-config-loader si5340-config-loader Public

    Verilog