Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Workaround for VS 16.5 #7837

Merged
merged 1 commit into from
Mar 23, 2020
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Jump to
Jump to file
Failed to load files.
Diff view
Diff view
2 changes: 1 addition & 1 deletion appveyor.yml
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

version: '{build}'

image: Previous Visual Studio 2019
image: Visual Studio 2019

environment:
QTDIR: C:\Qt\5.14\msvc2017_64
Expand Down
8 changes: 5 additions & 3 deletions rpcs3/Emu/Cell/PPUTranslator.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -908,7 +908,7 @@ void PPUTranslator::VMADDFP(ppu_opcode_t op)
SetVr(op.vd, m_ir->CreateCall(get_intrinsic<f32[4]>(llvm::Intrinsic::fma), { acb[0], acb[1], acb[2] }));
return;
}

// Emulated FMA via double precision
auto a = get_vr<f32[4]>(op.va);
auto b = get_vr<f32[4]>(op.vb);
Expand Down Expand Up @@ -1797,7 +1797,8 @@ void PPUTranslator::ADDIS(ppu_opcode_t op)

void PPUTranslator::BC(ppu_opcode_t op)
{
const u64 target = (op.aa ? 0 : m_addr) + op.bt14;
const s32 bt14 = op.bt14; // Workaround for VS 16.5
const u64 target = (op.aa ? 0 : m_addr) + bt14;

if (op.aa && m_reloc)
{
Expand Down Expand Up @@ -1845,7 +1846,8 @@ void PPUTranslator::SC(ppu_opcode_t op)

void PPUTranslator::B(ppu_opcode_t op)
{
const u64 target = (op.aa ? 0 : m_addr) + op.bt24;
const s32 bt24 = op.bt24; // Workaround for VS 16.5
const u64 target = (op.aa ? 0 : m_addr) + bt24;

if (op.aa && m_reloc)
{
Expand Down