

# Basics of ARM Cortex part 3

---

## Part 2

linker files [.ld] contains base addresses.

startup file [.s] contains vector address for interrupt.

BIST → Built-In Self Test.

IVT is mapped closer to wherever booting program is stored. [Internal SRAM]

---

## Commonly Used CMSIS-Core Fxns

---

Functions	Usage
<code>void NVIC_EnableIRQ (IRQn_Type IRQn)</code>	Enable an external interrupt
<code>void NVIC_DisableIRQ (IRQn_Type IRQn)</code>	Disable an external interrupt
<code>void NVIC_SetPriority (IRQn_Type IRQn, uint32_t priority)</code>	Set the priority of an interrupt
<code>void __enable_irq(void)</code>	Clear PRIMASK to enable interrupts
<code>void __disable_irq(void)</code>	Set PRIMASK to disable all interrupts
<code>void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</code>	Set priority grouping configuration

---

Sub priority exception is used if same priority exceptions from that group occurs at a same time.


**Stacking** and **unstacking** is done on **D-bus** and **Vector fetch** i.e fetching of address of interrupt from IVT takes place on **I-bus**.

Three Methods of setting interrupt priority:

- using SetPriority()
  - using PRIMASK
  - using Grouping and sub-priority level
-

# Clock Gating

- **Clock gating** is a popular technique used in many synchronous circuits for reducing dynamic **power dissipation**.
- Clock gating saves power by adding more logic to a circuit to prune the **clock tree**.
- Pruning the clock disables portions of the circuitry so that the **flip-flops** in them do not have to switch states because Switching states consumes power.
- When not being switched, the switching power consumption goes to zero, and only **leakage currents** are incurred.




128

The Architecture for the Digital World®

ARM®

CMSIS provides software interface to core and peripherals.

## CMSIS-Core structure



138

The Architecture for the Digital World®

ARM®

© 2022, Rohit Akurdekar™