Fall 99

# CA1 Report

Digital Logic Design

Seyed Mohammad Amin Atyabi 810198559


## Part 1


I implemented all needed gates of part one using transistors (P1-1 to P1-8).

Then by combining them I created whole structure of part one (P1-9).

The truth table of Part one structure(P1-10).

All of these structures is available in one.v file. (Name of each module is under the picture)





(P1-8)

(P1-9)

a1	b1	e0	g0	e1	g1
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	0	0
1	0	0	1	0	1
1	0	1	0	0	0
1	0	1	1	0	1
1	1	0	0	0	1
1	1	0	1	0	1
1	1	1	0	1	0
1	1	1	1	1	1

(P1-10)

## Part 2

### Manual delay calculation (to1, to0)

my\_invert 
$$\rightarrow$$
 (5,7) my\_2\_xnor  $\rightarrow$  (12,12) my\_3\_nand  $\rightarrow$  (15,12) my\_2\_nand  $\rightarrow$  (10,8) my\_3\_and  $\rightarrow$  (27,27) my\_2\_and  $\rightarrow$  (18,18) my\_2\_nor  $\rightarrow$  (10,14) my\_2\_or  $\rightarrow$  (24,18) transistor level bcs  $\rightarrow$  (51,45)

#### Simulation delay (to1, to0)

my\_invert 
$$\rightarrow$$
 (5,7) my\_2\_xnor  $\rightarrow$  (12,12) my\_3\_nand  $\rightarrow$  (15,12) my\_2\_nand  $\rightarrow$  (10,8) my\_3\_and  $\rightarrow$  (27,17) my\_2\_and  $\rightarrow$  (13,18) my\_2\_nor  $\rightarrow$  (10,15) my\_2\_or  $\rightarrow$  (19,18) transistor\_level\_bcs  $\rightarrow$  (37,45)

There is some few differences between manual and simulation delays witch is caused by not calculating all possible input changes.