




- ①  ② each nand have delay of 8ns.
③ if $d=1$ and $clk=1$ we have 8ns static 1 Hazard.



- ⑥ while $clk=1$ the sln will go to all latches.

