The endmodule Project Open Source Verilog Modules released under a CC0 License Table of Contents Name Contributor Created On Last Updated n-Bit Ripple Carry Adder SagarDevAchar 12 Nov 2022 20 Nov 2022 m-Operand Fast Adder SagarDevAchar 14 Nov 2022 20 Nov 2022