



**Department of Electronic and Telecommunication
Engineering
University of Moratuwa**

EN4020: ADVANCED DIGITAL SYSTEMS

CUSTOM SERIAL BUS

With
Multi Master Handling
Bus Arbitration based on Priority
Split Transaction

J.K.S. Anjana	160027U
W.H.B.M. Himaruwan	160659H
S.J. Wanigasekara	160662K

Contents

1. Introduction	1
2. Master	3
2.1 Master Interface.....	3
3. Slave	6
3.1 Slave Interface.....	6
4. Bus Arbitration	9
5. Timing Diagrams.....	12
5.1 Reset Operations	12
5.2 One Master Request	13
5.3 Priority levels	15
5.4 Split Transaction	18
6. Appendix	20

Figures

Figure 1.1 Highlevel Design Diagram	1
Figure 1.2 System Design with Data Paths.....	2
Figure 2.1 Bus Master Interface.....	3
Figure 2.2 Master Interface State Diagram.....	5
Figure 3.1 Bus Slave Interface.....	6
Figure 3.2 Slave Interface State Diagram	8
Figure 4.1 Master to Slave - Bus Arbitration State Diagram.....	10
Figure 4.2 Slave to Master - Bus Arbitration State Diagram.....	11
Figure 5.1 Timing Diagram for Reset option.....	12
Figure 5.2 Timing Diagram for write Transaction.....	13
Figure 5.3 Timing Diagram for read Transaction	14
Figure 5.4 Timing Diagram for Two Masters with different priority.....	15
Figure 5.5 Timing Diagram for three Master scenario 1	16
Figure 5.6 Timing Diagram for three Master scenario 2	17
Figure 5.7 Timing Diagram for split transaction Scenario 1	18
Figure 5.8 Timing Diagram for split transaction Scenario 2.....	19

Tables

Table-1 Bus Master Interface I/O Signals	4
Table-2 Bus Slave Interface I/O Signals.....	7

1. Introduction

The report includes a detailed description of a functionality of priority based serial System Bus. The bus is capable of handling up to 4 Masters with 4 priority levels and 8 slave nodes. The design can be extended for higher no. of Masters and Slaves with minor modifications. Each Master can initialize its own priority level and if needed, priority levels can be change by the Master at any time. If two or more Masters have the same priority, the Master with highest numeric order will get the priority to access the bus. Split transaction is achieved by splitting the transaction in to 5 main pipeline stages.

A higher bus performance with low latency is achieved by designing two separate buses for Master to Slave communication and Slave to Master communication. This designing concept will help to increase the performance of pipeline architecture.

Arbiter design is achieved in two ways. If a Master is requesting something, the access will be given considering the priority level. But if a higher priority Master is requesting a task from a busy Slave, then the access will be given to next highest priority Master with a free Slave. A simple handshaking protocol is designed for the effective communication. The handshaking protocol that we followed is very much similar to AVALON Memory Map Handshaking Protocol.




Figure 1.1 Highlevel Design Diagram




Figure 1.2 System Design with Data Paths

2. Master

Master plays a major role when setting up the communication to the Slave device through the System Bus. Master can either write data to a Slave or request data from a Slave. The design is capable of handling 4 priority levels for the Masters. Each Master can initialize its own priority level and if needed priority levels can be change by the Master at any time.

2.1 Master Interface




Figure 2.1 Bus Master Interface

Since data transmission through System Bus happens serially, it requires the parallel to serial conversion as well as serial to parallel conversion when transmitting the data to the Slave and receiving the data from the Slave, respectively.

Port	Width	Input/Output	Description
readdata_avm	8	Output	Contains received data from Slave
readvalid_avm	1	Output	Indicates whether the read request is successful or not 1 - Successful 0 - Trouble / Master requested for Write
writevalid_avm	1	Output	Indicates whether the write request is successful or not 1 - Successful 0 - Trouble / Master requested for Read
addr_avm	14	Input	Contains the address where data to be written or read
writedata_avm	8	Input	Contains the data to be written
written_avm	1	Input	Indicates master is going to write the data to slave 1 - Write 0 - Read
readen_avm	1	Input	Indicates master is going to read the data from slave 1 - Read 0 - Write
priority_no	4	Input	Contains the priority level of the master 0001 - Lowest Priority 1000 - Highest Priority
m2s_serial_bus	-	Output	Serial output bus
s2m_serial_bus	-	Input	Serial input bus
master_enable	1	Input	Indicates whether the master is currently enable or not 1 - Enable / Busy 0 - Disable / Free
waitrequest_avm	1	Output	Indicates that the slave should keep its responds unchanged until waitrequest_avm goes low. (waitrequest_avm is driven by a master just after requesting read or write from a slave)

Table-1 Bus Master Interface I/O Signals

When writing the data , a segment of 24 bits which contains read enable signal (**readen_avm**), write enable signal (**written_avm**), data (**writedata_avm/readdata_avm**) and the relevant address (**addr_avm**) will be passed to Slave side through **shift_reg_master** considering the relevant priority conditions. This priority conditions will only take in to count when two or more Masters request the access at the same time. Then the Slave will send the signal **writevalid_avs**, acknowledging the transaction is successful.

When requesting a data from Slave, a segment of 16 bits which contains read enable signal (**readen_avm**), write enable signal (**written_avm**), and relevant address (**addr_avm**) will be passed into Slave side. Then the Slave will send the relevant data back to the Master.




Figure 2.2 Master Interface State Diagram

3. Slave

The Slave is the controlling unit which will fulfill the Master's requests. The conversion of Global Address which provided by the Master, into a Local Address in a way that Slave can identify is done by the System Bus.

3.1 Slave Interface




Figure 3.1 Bus Slave Interface

Global address to local address conversion is done at each Slave interface by subtracting the Base Address from Global Address. Shift registers are used to serial to parallel conversions and parallel to serial conversions when receiving and transmitting data. Slave interface will sample and store data, which is sent by the Slaves using `readvalid_avs` and `writevalid_avs` signals.

Port	Width	Input/ Output	Description
readdata_avs	8	Input	Contains read data from slave
writevalid_avs	1	Input	Indicates whether the write request is successful or not 1 - Successful 0 - Trouble / Master requested for Read
readvalid_avs	1	Input	Indicates whether the read request is successful or not 1 - Successful 0 - Trouble / Master requested for Read
addr_avs	14	Output	Contains the address where data to be written or read
writedata_avs	8	Output	Contains the data to be written
writeen_avs	1	Output	Indicates master is going to write the data to slave 1 - Write 0 - Read
readen_avs	1	Output	Indicates master is going to read the data from slave 1 - Read 0 - Write
s2m_serial_bus	-	Output	Serial output bus
m2s_serial_bus	-	Input	Serial input bus
slave_enable	1	Input	Indicates whether the slave is currently enable or not 1 - Enable / Busy 0 - Disable / Free
base_addr	14	Input	Contains the base address of the slave
waitrequest_avs	1	Input	Indicates that the slave should keep its responds unchanged until waitrequest_avs goes low.

Table-1 Bus Slave Interface I/O Signals




Figure 3.2 Slave Interface State Diagram

4. Bus Arbitration

Bus arbitration is done based on priority. The bus is capable of handling up to 4 Masters and 8 Slave nodes. The design is capable of handling 4 priority levels for the Masters. Each Master can initialize its own priority level and if needed priority levels can be change by the Master at any time. The design can be extended for higher no. of Masters and Slaves with minor modifications.

The priority levels are $4'b1000$, $4'b0100$, $4'b0010$, $4'b0001$. The System has designed in a way that Master with $P1=4'b1000$ has the highest priority and Master with $P4=4'b0001$ has the lowest priority. When a request comes from two or more Masters the selection will be done based on the priority level. If we have same priority level Masters, then the bus allocation will be done with the Master with highest numerical value.

Split transaction is achieved by splitting the transaction in to 5 main pipeline stages.

1. Master identification, selection (based on valid signals and priority) and identifying the corresponding Slaves.
 - Identify all the Masters who requested the bus and give the access of bus to the available most prioritized Master.
2. Writing data to corresponding Slave Interface. (Bus acquire)
 - Master can request bus either for writing data to a Slave or reading data from a Slave. The relevant controlling signals and data will be collected to send them serially through the Bus.
3. Identifying replied Slaves.
 - Catch the serial data and make them parallel at Slave's end so that interface of the Slave can feed data as a parallel stream to the Slave.
4. Writing the reply (Data/ACK) to corresponding Master. (Bus acquire)
 - Slave responds to the relevant Master according to its requirement. The relevant controlling signals and data will be collected to send them serially through the Bus.
5. Releaser
 - After completing the transaction, Master and Slave will be directed into a free state from their Busy state.

Arbiter also consists of Address decoder, which is the main controlling unit for Slave selection. The relevant Slave will be selected from comparing the targeted address with the base addresses and end addresses of each Slave.




Figure 4.1 Master to Slave - Bus Arbitration State Diagram





Figure 4.2 Slave to Master - Bus Arbitration State Diagram

5. Timing Diagrams

5.1 Reset Operations

Explanation:

Module are created with an asynchronous active low reset logic. When the **RESET_N** is pulled low, all the modules will go to its IDLE state and registers are assigned with their default values while all the incomplete Master requests will start from beginning.



1. Initial Asynchronous Reset.
2. Start Performing Master's requests from the beginning
3. Asynchronous Reset.
4. **addr_avs** set to zero.
5. All slaves become free.
6. Restart Performing Master's requests from the last incomplete requests.


Figure 5.1 Timing Diagram for Reset option

5.2 One Master Request

Explanation:

This examples illustrate a situation where a Mater's request on a write transaction or a read transaction.

1. Write Transaction



1. Asynchronous Reset.

2. **Master_0** requests the bus for write transaction to the address space of **Slave_3**.

3. Arbiter gives the access to the **Master_0** while making corresponding slave as a busy slave.

4. Master Interface maps the **writeen_avm** single onto **m2s_serial_bus**.

5. Master Interface maps the **addr_avm** single onto **m2s_serial_bus**.

6. Arbiter pairs **Master_0** with the **Slave_3**.

7. Slave sends the **writevalid_avs** signal to the slave interface.


8. Slave interface maps **writevalid_avs** signal onto **s2m_serial_bus**.

9. Arbiter terminates the transaction by making the slave as a free slave.

10. Master interface samples **s2m_serial_bus** and maps it onto **writevalid_avm**.

Figure 5.2 Timing Diagram for write Transaction

2. Read Transaction



1. Asynchronous Reset.
2. **Master_0** requests the bus for read transaction from the address space of **Slave_3**.
3. Arbiter gives the access to the **Master_0** while making corresponding slave as a busy slave.
4. Master Interface maps the `readen_avm` single onto `m2s_serial_bus`.
5. Arbiter pairs **Master_0** with the **Slave_3**.
6. Slave sends the `readvalid_avs` signal to the slave interface.
7. Slave interface maps `readvalid_avs` signal onto `s2m_serial_bus`.
8. Master interface samples `s2m_serial_bus` and maps it onto `readvalid_avm`.
9. Arbiter terminates the transaction by making the slave as a free slave.


Figure 5.3 Timing Diagram for read Transaction

5.3 Priority levels

Explanation:

When we have 2 Masters with different priorities, the priority will be given to the Master with highest priority. But if that highest priority Master is requesting a busy Slave, then the priority will be given to the Master with next highest priority value requesting a free Slave. If we have same priority level Masters, then the bus allocation will be done with the Master with highest numerical value.

1. Two Masters with different priority.



1. Asynchronous Reset
2. Two masters request the bus at the same time.
3. **Master_1** requests the bus for write transaction.
4. Arbiter gives the access of **m2s_serial_bus** to the **Master_0** first while making **Slave_3** as a busy slave.
5. **Master_1** has priority level 2.
6. **Master_0** has priority level 4 (Highest Priority).
7. **Master_0** requests the bus for read transaction.
8. **Master_1** corresponds to the address space of **Slave_4**.
9. Arbiter gives the access of **m2s_serial_bus** to the **Master_1** while making **Slave_4** as a busy slave.
10. **Master_0** corresponds to the address space of **Slave_3**.
11. **Master_0** completes the read transaction while making **Slave_3** as a free slave.
12. Arbiter completes the read request of **Master_0**.
13. Arbiter completes the write request of **Master_1**.
14. **Master_1** completes the write transaction while making **Slave_4** as a free slave.

Figure 5.4 Timing Diagram for Two Masters with different priority.

2. Three Masters with different priority but requesting from the same Slave.





Figure 5.5 Timing Diagram for three Master scenario 1

3. Three Masters with Same priority



1. Asynchronous Reset
2. Three masters request the bus at the same time.
3. **Master_2** request the bus for read transaction.
4. **Master_2** has the priority level 1.
5. **Master_1** has the priority level 1.
6. **Master_0** has the priority level 1.
7. **Master_1** request the bus for write transaction.
8. **Master_0** request the bus for write transaction.
9. **Master_2** corresponds to the address space of **Slave_7**.
10. **Master_1** corresponds to the address space of **Slave_7**.
11. **Master_0** corresponds to the address space of **Slave_7**.
12. Arbiter gives the access of **m2s_serial_bus** to the **Master_1** while making **Slave_7** as a busy slave.
13. Arbiter completes the write request of **Master_2**.
14. Arbiter gives the access of **m2s_serial_bus** to the **Master_0** while making **Slave_7** as a busy slave.
15. Arbiter completes the write request of **Master_1**.
16. Arbiter completes the read request of **Master_0**.

Figure 5.6 Timing Diagram for three Master scenario 2

5.4 Split Transaction

Explanation:

When the Slave responding for a Master's request, there may be some Slaves that will respond faster than other Slaves. If this split transaction is not there, when a higher priority Master requests a data from a slower Slave, the next priority Master must wait until the previous transaction complete. But with this split transaction, Bus will be dynamically allocated for the most suitable master without waiting to complete an entire transaction in between particular Master and Slave.

1. Higher priority Master requesting from a slower Slave and lower priority Master requesting from a faster Slave.(Two Master scenario)





Figure 5.7 Timing Diagram for split transaction Scenario 1

2. Higher priority Master requesting from a slower Slave and lower priority Master requesting from a faster Slave. (Three Master scenario)



1. Asynchronous Reset.
2. Three masters request the bus at the same time.
3. **Master_2** request the bus for write transaction.
4. **Master_2** has the priority level 3.
5. **Master_1** has the priority level 4.
6. **Master_0** has the priority level 1.
7. **Master_1** request the bus for write transaction.
8. **Master_0** request the bus for write transaction.
9. Arbiter gives the access of **m2s_serial_bus** to the **Master_2**.
10. **Master_2** corresponds to the address space of **Slave_5**.
11. **Master_1** corresponds to the address space of **Slave_6**.
12. **Master_0** corresponds to the address space of **Slave_7**.
13. Arbiter gives the access of **m2s_serial_bus** to the **Master_0**.
14. **writevalid_avs** of **Slave_5** gets high first.
15. **writevalid_avs** of **Slave_6** gets high secondly.
16. **writevalid_avm** of **Master_2** gets high first.
17. Arbiter completes the write request of **Master_0**.
18. **writevalid_avm** of **Master_1** gets high secondly.
19. Arbiter completes the write request of **Master_1**.
20. **writevalid_avs** of **Slave_7** gets high finally.
21. **writevalid_avm** of **Master_0** gets high finally.
22. Arbiter completes the write request of **Master_2**.

Figure 5.8 Timing Diagram for split transaction Scenario 2

6. Appendix

```
1. /* Advanced System Bus Design :
2.      Language - Verilog
3.
4.      properties - Supports upto 4 Masters and 8 Slaves
5.                  5 stage piplined Arbiter to perform split transaction
6.                  Masters can hold 4 different priority stages and they allo
w to change their priority at any time.
7.                  Two aes are used in data transmision
8.                  master and slave interfaces are similar to the Avalon MM s
atndard (Avalon Memory Mapped - Altera)
9.                  Address width and Data width can be easily changed with pa
rameters. (upgrading no of Masters and Slaves can be done with following same patte
rn used in case statements)
10.
11.     Authors - Bhashitha Mishara, Sandaru Jayawardana, Shan Anjana
12.
13.     License - MIT License
14. */
15.
16. module system_bus
17.     #(parameter DATA_WIDTH = 8,
18.      parameter ADDR_WIDTH = 14,
19.      parameter NO_OF_MASTER = 4,
20.      parameter NO_OF_SLAVE = 8,
21.      parameter [NO_OF_SLAVE*ADDR_WIDTH-
1:0] SLAVE_BASE_ADDR = {14'd10, 14'd20, 14'd30, 14'd40, 14'd50, 14'd60, 14'd70, 14'
d80},
22.      parameter [NO_OF_SLAVE*ADDR_WIDTH-
1:0] SLAVE_END_ADDR = {14'd19, 14'd29, 14'd39, 14'd49, 14'd59, 14'd69, 14'd79, 14'd
89}
23.     )
24.
25.     (
26.         input clk,
27.         input reset_n,
28.
29.         /// MASTER
30.         input [ADDR_WIDTH*NO_OF_MASTER-1:0] addr_avm,
31.         output [DATA_WIDTH*NO_OF_MASTER-1:0] readdata_avm,
32.         input [DATA_WIDTH*NO_OF_MASTER-1:0] writedata_avm,
33.         input [NO_OF_MASTER-1:0] readen_avm,
34.         input [NO_OF_MASTER-1:0] writeen_avm,
35.         output [NO_OF_MASTER-1:0] readvalid_avm,
36.         output [NO_OF_MASTER-1:0] writevalid_avm,
37.         input [NO_OF_MASTER-1:0] waitrequest_avm,
38.
39.         // priority
40.         input [4*NO_OF_MASTER-1:0] priority_no,
41.
42.         /// SALVE
43.         output [ADDR_WIDTH*NO_OF_SLAVE-1:0] addr_avs,
44.         input [DATA_WIDTH*NO_OF_SLAVE-1:0] readdata_avs,
45.         output [DATA_WIDTH*NO_OF_SLAVE-1:0] writedata_avs,
46.         output [NO_OF_SLAVE-1:0] readen_avs,
47.         output [NO_OF_SLAVE-1:0] writeen_avs,
48.         input [NO_OF_SLAVE-1:0] readvalid_avs,
49.         input [NO_OF_SLAVE-1:0] writevalid_avs,
50.         output reg [NO_OF_SLAVE-1:0] waitrequest_avs
51.     );
52.
53.
54.     reg [NO_OF_MASTER-
1:0] readen_avm_last, writeen_avm_last, readen_avm_reg, writeen_avm_reg;
```

```

55.      reg [NO_OF_MASTER-
1:0]  readvalid_avm_reg, readvalid_avm_reg_out, writevalid_avm_reg_out;
56.      reg [DATA_WIDTH-1:0]  readdata_avm_reg [NO_OF_MASTER-1:0];
57.      reg [7:0] readvalid_avs_last, writevalid_avs_last;
58.      reg [DATA_WIDTH-1:0]  readdata_avs_reg [NO_OF_SLAVE-1:0];
59.      reg [NO_OF_SLAVE:0]  readvalid_avs_reg=9'b0;
60.      reg [NO_OF_SLAVE:0]  writevalid_avs_reg=9'b0;
61.      reg [ADDR_WIDTH-1:0]  addr_avs_reg [NO_OF_SLAVE-1:0];
62.      reg [DATA_WIDTH-1:0]  writedata_avs_reg [NO_OF_SLAVE-1:0];
63.      reg [NO_OF_SLAVE-
1:0]  readen_avs_reg, writeen_avs_reg, readen_avs_reg_out, writeen_avs_reg_out;
64.
65.      wire [ADDR_WIDTH-1:0]  addr_avm_wire [NO_OF_MASTER-1:0];
66.      wire [DATA_WIDTH-1:0]  writedata_avm_wire [NO_OF_MASTER-1:0];
67.      wire [3:0] priority_wire [NO_OF_MASTER-1:0];
68.      wire [4*NO_OF_MASTER-1:0] priority_no_with_active;
69.
70.      reg [7:0] free_slaves = 8'hff;
71.      reg [3:0] last_state_stage_1_2;
72.      reg [1:0] master_slave_mux_master;
73.      reg [7:0] slave_master_demux_slave;
74.      reg [3:0] counter_s_p_master [NO_OF_MASTER-1:0];
75.      reg [3:0] value_s_p_master [NO_OF_MASTER-1:0];
76.      reg [7:0] slave_en_flag;
77.      reg [4:0] s_p_conversion_counter;
78.      reg [4:0] s_p_conversion_value;
79.      reg [3:0] s_p_conversion_counter_4;
80.      reg [3:0] s_p_conversion_value_4;
81.      reg stage_2_state;
82.      reg stage_4_state;
83.      reg [DATA_WIDTH + 2 - 1:0] shift_reg_slave;
84.      reg [DATA_WIDTH + ADDR_WIDTH + 2-1:0] shift_reg_master;
85.      reg [3:0] master_enable;
86.      reg [7:0] last_state_stage_3_4;
87.      reg [7:0] last_state_stage_3_4_single;
88.      reg [7:0] slave_active_stage_3;
89.      wire [31:0] slave_master_priority;
90.      wire [31:0] slave_master_priority_with_active;
91.      wire [3:0] master_enable_wire;
92.      wire m2s_serial_bus,s2m_serial_bus;
93.      wire [7:0] master_corresponding_slave [3:0];
94.      wire [3:0] master_active_stage_1;
95.
96.      reg [3:0] mux_demux_slave_corresponding_master [7:0] ;
97.      reg [1:0] mux_demux_slave_corresponding_master_2bit [7:0] ;
98.      reg [2:0] master_corresponding_slave_3bit [NO_OF_MASTER-1:0];
99.      reg [4:0] counter_s_p_slave [NO_OF_SLAVE-1:0];
100.         reg [4:0] value_s_p_slave [NO_OF_SLAVE-1:0];
101.         reg [1:0] state_master_interface [NO_OF_MASTER-1:0];
102.         reg [1:0] state_slave_interface [NO_OF_SLAVE-1:0];
103.         reg [7:0] slave_master_mux_slave;
104.         reg [3:0] slave_master_mux_slave_3b;
105.         reg [3:0] slave_master_mux_slave_3b_tem;
106.         reg [3:0] master_releaser_stage;
107.         reg [7:0] slave_releaser_stage;
108.
109.         assign master_active_stage_1=(readen_avm_reg | writeen_avm_reg) & (~last
 _state_stage_1_2) & (~{((master_corresponding_slave[3] & free_slaves) == 8'b0),((ma
 ster_corresponding_slave[2] & free_slaves) == 8'b0),((master_corresponding_slave[1]
 & free_slaves) == 8'b0),((master_corresponding_slave[0] & free_slaves) == 8'b0)}));
110.         assign slave_master_priority={priority_wire[mux_demux_slave_correspondin
 g_master_2bit[7]],priority_wire[mux_demux_slave_corresponding_master_2bit[6]],prior
 ity_wire[mux_demux_slave_corresponding_master_2bit[5]],priority_wire[mux_demux_slav
 e_corresponding_master_2bit[4]],priority_wire[mux_demux_slave_corresponding_master_
 2bit[3]],priority_wire[mux_demux_slave_corresponding_master_2bit[2]],priority_wire[
```

```

    mux_demux_slave_corresponding_master_2bit[1]],priority_wire[mux_demux_slave_corresponding_master_2bit[0]]};

111.      assign readen_avs = readen_avs_reg_out;
112.      assign writeen_avs = writeen_avs_reg_out;
113.      assign readvalid_avm=readvalid_avm_reg_out;
114.      assign writevalid_avm=writevalid_avm_reg_out;
115.      assign master_enable_wire=master_enable;
116.      assign m2s_serial_bus=shift_reg_master[DATA_WIDTH + ADDR_WIDTH + 1];
117.      assign s2m_serial_bus=shift_reg_slave[DATA_WIDTH + 1];
118.
119.      //***** DATA PRE-
120.      // PROCESSING, PARALLEL SERIAL CONVERSATIONS AT END POINTS *****/
121.      genvar i, j, k;
122.
123.      generate
124.          for ( i=0;i<NO_OF_MASTER;i=i+1) // VECTORIZE_INTERFACE_SIGNALS
125.              begin : VECTORIZE_INTERFACE_SIGNALS
126.                  assign priority_wire[i]=priority_no[i*4+3:i*4];
127.                  assign addr_avm_wire[i]=addr_avm[(i+1)*ADDR_WIDTH-
128.                      1:i*ADDR_WIDTH];
129.                  assign writedata_avm_wire[i]=writedata_avm[(i+1)*DATA_WIDTH-
130.                      1:i*DATA_WIDTH];
131.                  end
132.                  for ( k=0;k<NO_OF_MASTER;k=k+1) // ADDRESS_DECODING_0
133.                      begin : ADDRESS_DECODING_0 // to identify the slave devices corresponding to the global address and assign them to respective master
134.                          for ( i=0;i<NO_OF_SLAVE;i=i+1)
135.                              begin : ADDRESS_DECODING_1
136.                                  assign master_corresponding_slave[k][i]=(addr_avm[AD-
137.                                      DR_WIDTH*k-1+ADDR_WIDTH:ADDR_WIDTH*k] >= SLAVE_BASE_ADDR[(i+1)*ADDR_WIDTH-
138.                                          1:i*ADDR_WIDTH])? ((addr_avm[ADDR_WIDTH*k-
139.                                              1+ADDR_WIDTH:ADDR_WIDTH*k] <= SLAVE_END_ADDR[(i+1)*ADDR_WIDTH-
140.                                                  1:i*ADDR_WIDTH])? 1'b1:1'b0):1'b0 ;
141.                                  end
142.                          end
143.                          for ( i=0;i<NO_OF_MASTER;i=i+1) // BIT_CONVERSION_8_3
144.                              begin : BIT_CONVERSION_8_3
145.                                  always @(*)
146.                                      begin
147.                                          case(master_corresponding_slave[i])
148.                                              8'b00000001:
149.                                                  begin
150.                                                      master_corresponding_slave_3bit[i]=3'b00
151.                                                      0;
152.                                                  end
153.                                              8'b00000010:
154.                                                  begin
155.                                                      master_corresponding_slave_3bit[i]=3'b00
156.                                                      1;
157.                                                  end
158.                                              8'b00001000:
159.                                                  begin
160.                                                      master_corresponding_slave_3bit[i]=3'b01
161.                                                      0;
162.                                                  end

```

```

162.           8'b00100000:
163.                   begin
164.                           master_corresponding_slave_3bit[i]=3'b10
165.                   end
166.           8'b01000000:
167.                   begin
168.                           master_corresponding_slave_3bit[i]=3'b11
169.                   end
170.           8'b10000000:
171.                   begin
172.                           master_corresponding_slave_3bit[i]=3'b11
173.                   end
174.               default:
175.                   begin
176.                           master_corresponding_slave_3bit[i]=3'b00
177.                   end
178.           endcase
179.       end
180.   end
181.
182.   for ( i=0;i<NO_OF_MASTER;i=i+1) // IDENTIFY_MASTER_REQUEST_DECTING_W
183.       ITH_EDGE
184.           begin : IDENTIFY_MASTER_REQUEST_DECTING_WITH_EDGE
185.               always @(posedge clk)
186.               begin
187.                   case({(~readen_avm_last[i]) & readen_avm[i]}, maste
188.                         r_releaser_stage[i]})
189.                         2'b10,2'b11:
190.                             begin
191.                                 readen_avm_reg[i]<=1'b1;
192.                             end
193.                         2'b01:
194.                             begin
195.                                 readen_avm_reg[i]<=1'b0;
196.                             end
197.                         2'b00:
198.                             begin
199.                                 readen_avm_reg[i]<=readen_avm_reg[i];
200.                             end
201.                         default:
202.                             begin
203.                                 readen_avm_reg[i]<=1'b0;
204.                             end
205.               endcase
206.               case({(~writeen_avm_last[i]) & writeen_avm[i]}, mas
207.                 ter_releaser_stage[i])
208.                   2'b10,2'b11:
209.                     begin
210.                         writeen_avm_reg[i]<=1'b1;
211.                     end
212.                   2'b01:
213.                     begin
214.                         writeen_avm_reg[i]<=1'b0;
215.                     end
216.                   2'b00:
217.                     begin
218.                         writeen_avm_reg[i]<=writeen_avm_reg[i];
219.                     end
220.               default:
221.                   begin

```

```

220.                               writeen_avm_reg[i]<=1'b0;
221.                           end
222.                       endcase
223.                   end
224.               end
225.
226.           for ( i=0;i<NO_OF_SLAVE;i=i+1) // BIT_CONVERSION_4_2
227.               begin : BIT_CONVERSION_4_2
228.                   always @(*)
229.                   begin
230.                       case(mux_demux_slave_corresponding_master[i])
231.                           4'b0001:
232.                               begin
233.                                   mux_demux_slave_corresponding_master_2bi
234.                                   t[i]=2'b00;
235.                               end
236.                           4'b0010:
237.                               begin
238.                                   mux_demux_slave_corresponding_master_2bi
239.                                   t[i]=2'b01;
240.                               end
241.                           4'b0100:
242.                               begin
243.                                   mux_demux_slave_corresponding_master_2bi
244.                                   t[i]=2'b10;
245.                               end
246.                           4'b1000:
247.                               begin
248.                                   mux_demux_slave_corresponding_master_2bi
249.                                   t[i]=2'b11;
250.                               end
251.                           endcase
252.                       end
253.                   end
254.               for ( i=0;i<NO_OF_MASTER;i=i+1) // DETECT_MASTER_REQUESTS_WITH_PRIORITY
255.                   begin : DETECT_MASTER_REQUESTS_WITH_PRIORITY
256.                       assign priority_no_with_active[i*4]=priority_no[i*4] & master
257.                           _active_stage_1[i];
258.                           assign priority_no_with_active[i*4+1]=priority_no[i*4+1] & master
259.                           _active_stage_1[i];
260.                           assign priority_no_with_active[i*4+2]=priority_no[i*4+2] & master
261.                           _active_stage_1[i];
262.                           assign priority_no_with_active[i*4+3]=priority_no[i*4+3] & master
263.                           _active_stage_1[i];
264.                   end
265.               for ( i=0;i<NO_OF_SLAVE;i=i+1) // DETECT_SLAVE_READY_WITH_PRIORITY
266.                   begin : DETECT_SLAVE_READY_WITH_PRIORITY
267.                       assign slave_master_priority_with_active[i*4]=slave_master_p
268.                           riority[i*4] & slave_active_stage_3[i];
269.                           assign slave_master_priority_with_active[i*4+1]=slave_master
270.                           _priority[i*4+1] & slave_active_stage_3[i];
271.                           assign slave_master_priority_with_active[i*4+2]=slave_master

```

```

272.           assign writedata_avs[(i+1)*DATA_WIDTH-
273.               1:i*DATA_WIDTH] = writedata_avs_reg[i];
274.           assign addr_avs[(i+1)*ADDR_WIDTH-
275.               1:i*ADDR_WIDTH]=addr_avs_reg[i]-SLAVE_BASE_ADDR[i];
276.           always @(posedge clk or negedge reset_n)
277.           begin
278.               if (~reset_n)
279.                   begin
280.                       readvalid_avs_reg[i]<=1'b0;
281.                       writevalid_avs_reg[i]<=1'b0;
282.                       readdata_avs_reg[i]<=8'b0;
283.                       waitrequest_avs[i]<=1'b0;
284.                   end
285.               else
286.                   begin
287.                       case ({(readvalid_avs[i] & (~readvalid_avs_1
288.                           ast[i])),(writevalid_avs[i] & (~writevalid_avs_last[i]))})
289.                           2'b11:
290.                               begin
291.                                   readvalid_avs_reg[i]<=readvalid_
292.                                   writevalid_avs_reg[i]<=writevalid_
293.                                   readdata_avs_reg[i]<=readdata_av
294.                                   waitrequest_avs[i]<=1'b1;
295.                               end
296.                           2'b10:
297.                               begin
298.                                   readvalid_avs_reg[i]<=readvalid_
299.                                   writevalid_avs_reg[i]<=writevalid_
300.                                   readdata_avs_reg[i]<=readdata_av
301.                                   waitrequest_avs[i]<=1'b1;
302.                               end
303.                           2'b01:
304.                               begin
305.                                   readvalid_avs_reg[i]<=readvalid_
306.                                   writevalid_avs_reg[i]<=writevalid_
307.                                   readdata_avs_reg[i]<=readdata_av
308.                                   waitrequest_avs[i]<=1'b1;
309.                               end
310.                           2'b00:
311.                               begin
312.                                   readvalid_avs_reg[i]<=readvalid_
313.                                   writevalid_avs_reg[i]<=writevalid_
314.                                   readdata_avs_reg[i]<=readdata_av
315.                                   waitrequest_avs[i]<=1'b0;
316.                               end
317.                           default:
318.                               begin
319.                                   readvalid_avs_reg[i]<=1'b0;
320.                                   writevalid_avs_reg[i]<=1'b0;
321.                                   readdata_avs_reg[i]<=8'b0;
322.                                   waitrequest_avs[i]<=1'b0;
323.                               end
324.                           endcase
325.                       end

```

```

323.           end
324.       end
325.
326.       for (j=0;j<NO_OF_SLAVE;j=j+1) // SERIAL_TO_PARALLEL_CONVERSION_AT_SLAVE_INTERFACES
327.           begin : SERIAL_TO_PARALLEL_CONVERSION_AT_SLAVE_INTERFACES
328.               always @(posedge clk or negedge reset_n)
329.                   begin
330.                       if(~reset_n)
331.                           begin
332.                               counter_s_p_slave[j]<=5'b0;
333.                               value_s_p_slave[j]<=5'b0;
334.                               state_slave_interface[j]<=2'b0;
335.                               writeen_avs_reg[j] <= 1'b0;
336.                               readen_avs_reg[j] <= 1'b0;
337.                               addr_avs_reg[j]<={ADDR_WIDTH{1'b0}};
338.                               writedata_avs_reg[j]<=8'b0;
339.                               writeen_avs_reg_out[j]<=1'b0;
340.                               readen_avs_reg_out[j] <=1'b0;
341.                           end
342.                       else
343.                           begin
344.                               case(state_slave_interface[j])
345.                                   2'b0:
346.                                       begin
347.                                           writeen_avs_reg[j] <= writeen_avs_reg[j];
348.                                           counter_s_p_slave[j]<=5'b0;
349.                                           writedata_avs_reg[j]<=writedata_avs_reg[j];
350.                                       addr_avs_reg[j]<=addr_avs_reg[j];
351.                                       ;
352.                                       value_s_p_slave[j]<=value_s_p_slave[j];
353.                                       if (slave_en_flag[j])
354.                                           begin
355.                                               state_slave_interface[j]<=2'b1;
356.                                               readen_avs_reg[j] <= m2s_serial_bus;
357.                                           end
358.                                       else
359.                                           begin
360.                                               state_slave_interface[j]<=2'b0;
361.                                               readen_avs_reg[j] <= 1'b0;
362.                                           end
363.                                           if (writeen_avs_reg_out[j] & writeen_avs_reg_out[j])
364.                                               begin
365.                                                   writeen_avs_reg_out[j]<=1'b0;
366.                                               end
367.                                               else
368.                                                   begin
369.                                                       writeen_avs_reg_out[j]<=writeen_avs_reg_out[j];
370.                                                       end
371.                                                       if (readen_avs_reg_out[j] & readen_avs_reg_out[j])
372.                                                       begin
373.                                                       readen_avs_reg_out[j] <= 1'b0;
374.                                                       end
374.                                               else

```

```

375.                                begin
376.                                readen_avs_reg_out[j] <=
377.                                         end
378.                                         end
379.                                         2'b01:
380.                                         begin
381.                                         writeen_avs_reg[j] <= m2s_serial
382.                                         readen_avs_reg[j] <= readen_avs_
383.                                         _bus;
384.                                         reg[j];
385.                                         ;
386.                                         avs_reg[j];
387.                                         ;
388.                                         if(readen_avs_reg[j])
389.                                         begin
390.                                         value_s_p_slave[j]<=ADDR
391.                                         _WIDTH-1'b1;
392.                                         end
393.                                         else
394.                                         begin
395.                                         value_s_p_slave[j]<=ADDR
396.                                         _WIDTH+DATA_WIDTH-1'b1;
397.                                         end
398.                                         if (writeen_avs_reg_out[j] & wri
399.                                         tevalid_avs[j])
400.                                         begin
401.                                         writeen_avs_reg_out[j]<=
402.                                         1'b0;
403.                                         end
404.                                         else
405.                                         begin
406.                                         writeen_avs_reg_out[j]<=
407.                                         readen_avs_reg_out[j];
408.                                         begin
409.                                         readen_avs_reg_out[j]<=
410.                                         readen_avs_reg_out[j];
411.                                         end
412.                                         end
413.                                         2'b10:
414.                                         begin
415.                                         writeen_avs_reg[j] <= writeen_av
416.                                         s_reg[j];
417.                                         readen_avs_reg[j] <= readen_avs_
418.                                         reg[j];
419.                                         ave[j];
420.                                         _avs_reg[j],addr_avs_reg[j][ADDR_WIDTH-1]};
421.                                         ],m2s_serial_bus};
422.                                         if(value_s_p_slave[j] == counter_s_p
423.                                         _slave[j] )
424.                                         begin

```

```

421.                                     counter_s_p_slave[j]<=5'd0;
422.                                     writeen_avs_reg_out[j]<=writ
423.                                     een_avs_reg[j];
424.                                     readen_avs_reg_out[j] <= rea
425.                                     state_slave_interface[j] <=2
426.                                     'b0;
427.                                     end
428.                                     else
429.                                     begin
430.                                     counter_s_p_slave[j]<=counte
431.                                     r_s_p_slave[j]+5'd1;
432.                                     writeen_avs_reg_out[j]<=writ
433.                                     een_avs_reg_out[j];
434.                                     readen_avs_reg_out[j] <=read
435.                                     state_slave_interface[j] <=2
436.                                     'b10;
437.                                     end
438.                                     end
439.                                     default:
440.                                     begin
441.                                     counter_s_p_slave[j]<=5'b0;
442.                                     value_s_p_slave[j]<=5'b0;
443.                                     state_slave_interface[j]<=2'b0;
444.                                     writeen_avs_reg[j] <= 1'b0;
445.                                     readen_avs_reg[j] <= 1'b0;
446.                                     addr_avs_reg[j]<={ADDR_WIDTH{1'b
447.                                     0}};
448.                                     writedata_avs_reg[j]<=8'b0;
449.                                     writeen_avs_reg_out[j]<=1'b0;
450.                                     readen_avs_reg_out[j] <=1'b0;
451.                                     endcase
452.                                     end
453.                                     for (j=0;j<NO_OF_MASTER;j=j+1)
454.                                     begin : SERIAL_TO_PARALLEL_CONVERSION_AT_MASTER_INTERFACES
455.                                     assign readdata_avm[(j+1)*DATA_WIDTH-
456.                                     1:j*DATA_WIDTH]=readdata_avm_reg[j];
457.                                     always @(posedge clk or negedge reset_n)
458.                                     begin
459.                                     if(~reset_n)
460.                                     begin
461.                                     counter_s_p_master[j]<=4'b0;
462.                                     value_s_p_master[j]<=4'b0;
463.                                     state_master_interface[j]<=2'b0;
464.                                     readdata_avm_reg[j] <= 8'b0;
465.                                     readvalid_avm_reg[j] <= 1'b0;
466.                                     readvalid_avm_reg_out[j] <= 1'b0;
467.                                     writevalid_avm_reg_out[j] <= 1'b0;
468.                                     end
469.                                     else
470.                                     begin
471.                                     case(state_master_interface[j])
472.                                     2'b0:
473.                                     begin
474.                                     counter_s_p_master[j]<=4'b0;

```

```

475.           value_s_p_master[j]<=value_s_p_m
476.           aster[j];
477.           avm_reg[j];
478.           if (master_enable_wire[j])
479.               begin
480.                   state_master_interface[j]
481.               ] <=2'b1;
482.           end
483.           else
484.               begin
485.                   state_master_interface[j]
486.               ] <=2'b0;
487.           end
488.           casex({master_enable_wire[j],(re
489.               aden_avm[j] | writeen_avm[j] | waitrequest_avm[j]))}
490.               2'b1x:
491.               begin
492.                   readvalid_avm_reg[j]
493.                   <= s2m_serial_bus;
494.                   t[j] <= 1'b0;
495.                   ut[j] <= 1'b0;
496.               end
497.               2'b01:
498.               begin
499.                   readvalid_avm_reg[j]
500.                   <= readvalid_avm_reg[j];
501.                   t[j] <= readvalid_avm_reg_out[j];
502.                   ut[j] <= writevalid_avm_reg_out[j];
503.               end
504.               2'b00:
505.               begin
506.                   readvalid_avm_reg[j]
507.                   <= 1'b0;
508.                   t[j] <= 1'b0;
509.                   ut[j] <= 1'b0;
510.               end
511.           endcase
512.           end
513.           2'b01:
514.           begin
515.               counter_s_p_master[j]<=4'b0;
516.               readvalid_avm_reg[j] <= readvali
517.               d_avm_reg[j];
518.               if(readvalid_avm_reg[j])
519.                   begin
520.                       value_s_p_master[j]<=DAT
521.                       state_master_interface[j]
522.                   ] <=2'b10;

```

```

521.                               writevalid_avm_reg_out[j
522. ] <= s2m_serial_bus;
523.                               end
524.                               else
525.                               begin
526.                               value_s_p_master[j]<=4'd
527.                               0;
528.                               state_master_interface[j
529.                               ] <= 2'b0;
530.                               writevalid_avm_reg_out[j
531.                               ] <= s2m_serial_bus;
532.                               end
533.                               readvalid_avm_reg_out[j] <= 1'b0
534.                               ;
535.                               readdata_avm_reg[j] <= readdata_
536.                               avm_reg[j];
537.                               end
538.                               value_s_p_master[j]<=value_s_p_m
539.                               aster[j];
540.                               readvalid_avm_reg[j] <= readvali
541.                               d_avm_reg[j];
542.                               readdata_avm_reg[j] <= {readdata_
543.                               _avm_reg[j],s2m_serial_bus};//shift_reg_slave[9];
544.                               writevalid_avm_reg_out[j] <= 1'b
545.                               0;
546.                               if(value_s_p_master[j] == counte
547.                               r_s_p_master[j] )
548.                               begin
549.                               counter_s_p_master[j]<=4
550.                               'd0;
551.                               readvalid_avm_reg_out[j]
552.                               <= readvalid_avm_reg[j];
553.                               state_master_interface[j
554.                               ] <=2'b0;
555.                               end
556.                               else
557.                               begin
558.                               counter_s_p_master[j]<=c
559.                               ounter_s_p_master[j]+4'd1;
560.                               readvalid_avm_reg_out[j]
561.                               <= 1'b0;
562.                               state_master_interface[j
563.                               ] <=2'b10;
564.                               end
565.                               end

```

```

566.         endgenerate
567.
568.         always @(posedge clk or negedge reset_n)
569.             begin
570.                 if(~reset_n)
571.                     begin
572.                         readvalid_avs_last<=8'b0;
573.                         writevalid_avs_last<=8'b0;
574.                         readen_avm_last<=8'b0;
575.                         writeen_avm_last<=8'b0;
576.                     end
577.                 else
578.                     begin
579.                         readvalid_avs_last<=readvalid_avs;
580.                         writevalid_avs_last<=writevalid_avs;
581.                         readen_avm_last<=readen_avm;
582.                         writeen_avm_last<=writeen_avm;
583.                     end
584.             end
585.
586.             //***** Pipeline stages of ARBITER *****
587.             /**
588.                 1. Master identify and choose (based of valid signals and priority) and
589.                 Identify the slave
590.                 2. write data to corresponding slave (interface registers) (Bus acquire
591.                 )
592.                 3. Identify replied slaves.
593.                 4. Write the reply to corresponding master (Data/ack) (Bus acquire)
594.                 5. Releaser
595.             */
596.             //***** PIPELINE STAGE 1: (SELECT MASTER PORT AND
597.             ASSIGN CONTROL SIGNALS TO MUX AND DEMUX) *****/
598.
599.             always @(posedge clk or negedge reset_n)
600.                 begin
601.                     if (~reset_n)
602.                         begin
603.                             master_slave_mux_master <=2'b0;
604.                             slave_master_demux_slave<=8'b0;
605.                             mux_demux_slave_corresponding_master[0] <= 4'b0;
606.                             mux_demux_slave_corresponding_master[1] <= 4'b0;
607.                             mux_demux_slave_corresponding_master[2] <= 4'b0;
608.                             mux_demux_slave_corresponding_master[3] <= 4'b0;
609.                             mux_demux_slave_corresponding_master[4] <= 4'b0;
610.                             mux_demux_slave_corresponding_master[5] <= 4'b0;
611.                             mux_demux_slave_corresponding_master[6] <= 4'b0;
612.                             mux_demux_slave_corresponding_master[7] <= 4'b0;
613.                         end
614.                     else
615.                         begin
616.                             casex({priority_no_with_active})
617.                             16'b1000xxxxxxxxxxxx:
618.                             begin
619.                                 master_slave_mux_master <=2'b11;
620.                                 slave_master_demux_slave<=master_correspondi
621.                                 ng_slave[3];
622.                                 mux_demux_slave_corresponding_master[master_
623.                                 corresponding_slave_3bit[3]] <= 4'b1000;//2'b11;
624.                             end
625.                             16'b0xxx1000xxxxxxxx:
626.                             begin
627.                                 master_slave_mux_master <=2'b10;
628.                                 slave_master_demux_slave<=master_correspondi
629.                                 ng_slave[2];

```

```

624.                                     mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[2]] <= 4'b0100;
625.                                         end
626.                                         16'b0xxx0xxx1000xxxx:
627.                                         begin
628.                                         master_slave_mux_master <=2'b01;
629.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[1];
630.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[1]] <= 4'b0010;
631.                                         end
632.                                         16'b0xxx0xxx0xxx1000:
633.                                         begin
634.                                         master_slave_mux_master <=2'b0;
635.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[0];
636.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[0]] <= 4'b0001;
637.                                         end
638.                                         16'b01000xxx0xxx0xxx:
639.                                         begin
640.                                         master_slave_mux_master <=2'b11;
641.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[3];
642.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[3]] <= 4'b1000;
643.                                         end
644.                                         16'b00xx01000xxx0xxx:
645.                                         begin
646.                                         master_slave_mux_master <=2'b10;
647.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[2];
648.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[2]] <= 4'b0100;
649.                                         end
650.                                         16'b00xx00xx01000xxx:
651.                                         begin
652.                                         master_slave_mux_master <=2'b01;
653.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[1];
654.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[1]] <= 4'b0010;
655.                                         end
656.
657.                                         16'b00xx00xx00xx0100:
658.                                         begin
659.                                         master_slave_mux_master <=2'b0;
660.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[0];
661.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[0]] <= 4'b0001;
662.                                         end
663.                                         16'b001000xx00xx00xx:
664.                                         begin
665.                                         master_slave_mux_master <=2'b11;
666.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[3];
667.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[3]] <= 4'b1000;
668.                                         end
669.                                         16'b000x001000xx00xx:
670.                                         begin
671.                                         master_slave_mux_master <=2'b10;
672.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[2];

```

```

673.                                     mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[2]] <= 4'b0100;
674.                                         end
675.                                         16'b0000x000x001000xx:
676.                                         begin
677.                                         master_slave_mux_master <=2'b01;
678.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[1];
679.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[1]] <= 4'b0010;
680.                                         end
681.                                         16'b0000x000x00010:
682.                                         begin
683.                                         master_slave_mux_master <=2'b0;
684.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[0];
685.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[0]] <= 4'b0001;
686.                                         end
687.                                         16'b0001000x000x000x:
688.                                         begin
689.                                         master_slave_mux_master <=2'b11;
690.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[3];
691.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[3]] <= 4'b1000;
692.                                         end
693.                                         16'b00000001000x000x:
694.                                         begin
695.                                         master_slave_mux_master <=2'b10;
696.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[2];
697.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[2]] <= 4'b0100;
698.                                         end
699.                                         16'b000000000001000x:
700.                                         begin
701.                                         master_slave_mux_master <=2'b01; // mux- 01,
  demux - 00000100
702.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[1];
703.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[1]] <= 4'b0010;
704.                                         end
705.                                         16'b0000000000000001:
706.                                         begin
707.                                         master_slave_mux_master <=2'b0;
708.                                         slave_master_demux_slave<=master_correspondi
  ng_slave[0];
709.                                         mux_demux_slave_corresponding_master[master_
  corresponding_slave_3bit[0]] <= 4'b0001;
710.                                         end
711.                                         default:
712.                                         begin
713.                                         master_slave_mux_master <=2'b0;
714.                                         slave_master_demux_slave<=8'b0;
715.                                         end
716.                                         endcase
717.                                         end
718.
719.                                         end
720.
721.                                         //***** PIPELINE STAGE 2: TRANSFER DATA TO SLAVE P
  ORTS WITH PARALLEL TO SERIAL DATA CONVERSION *****/
722.
723.                                         always @(posedge clk or negedge reset_n)// stage 2

```

```

724.          begin
725.              if(~reset_n)
726.                  begin
727.                      slave_en_flag <= 8'b0;
728.                      s_p_conversion_counter <= 5'b0;
729.                      s_p_conversion_value<=5'b0;
730.                      shift_reg_master<={(DATA_WIDTH+ADDR_WIDTH+2){1'b0}};
731.                      last_state_stage_1_2<=4'b0;
732.                      stage_2_state<=1'b0;
733.                      free_slaves<=8'hff;
734.                  end
735.              else
736.                  begin
737.                      case(stage_2_state)
738.                          1'b0: // writedata_avm_wire
739.                          begin
740.                              s_p_conversion_counter <= 5'b0;
741.                              if (writeen_avm[master_slave_mux_master])
742.                                  begin
743.                                      s_p_conversion_value <= DATA_WIDTH+A
744.                                          DDR_WIDTH+1'b1; // 0
745.                                          1 // 0
746.                                          shift_reg_master <= {readen_avm[master_slave_mux_master],writeen_avm[master_slave_mux_master],writedata_avm_wire[master_slave_mux_master],addr_avm_wire[master_slave_mux_master]};
747.                                      end
748.                                  else
749.                                      begin
750.                                          s_p_conversion_value <= ADDR_WIDTH+1'b1;
751.                                          shift_reg_master <= {readen_avm[master_slave_mux_master],writeen_avm[master_slave_mux_master],addr_avm_wire[master_slave_mux_master],{DATA_WIDTH{1'b0}}};
752.                                      end
753.                                      if(slave_master_demux_slave!=8'b0) // 000001
754.                                          00
755.                                          begin
756.                                              slave_en_flag <= slave_master_demux_slave;
757.                                              last_state_stage_1_2 <= (last_state_stage_1_2 ^ master_releaser_stage) | (1'b1 << master_slave_mux_master);
758.                                              stage_2_state <= 1'b1;
759.                                              free_slaves <= ((free_slaves|slave_releaser_stage) ^ slave_master_demux_slave);
760.                                          end
761.                                      else
762.                                          begin
763.                                              slave_en_flag<=8'b0;
764.                                              stage_2_state <= stage_2_state;
765.                                              last_state_stage_1_2 <= (last_state_stage_1_2 ^ master_releaser_stage);
766.                                              free_slaves <=(free_slaves|slave_releaser_stage);
767.                                          end
768.                                      end
769.                                  1'b1:
770.                                  begin
771.                                      s_p_conversion_value<=s_p_conversion_value;
772.                                      //17
773.                                      slave_en_flag<=8'b0;
774.                                      last_state_stage_1_2 <= (last_state_stage_1_2 ^ master_releaser_stage);

```

```

774.                                     free_slaves<=(free_slaves|slave_releaser_sta
775.                                     ge);
776.                                     DTH+ADDR_WIDTH:0],1'b0};
777.                                     if(s_p_conversion_counter == s_p_conversion_
778.                                         value)
779.                                         begin
780.                                         stage_2_state <= 1'b0;
781.                                         s_p_conversion_counter <= 5'b0;
782.                                         end
783.                                         else
784.                                         begin
785.                                         stage_2_state <= stage_2_state;
786.                                         s_p_conversion_counter <= s_p_conver
787.                                         sion_counter + 5'b1;
788.                                         end
789.                                         end
790.                                         default:
791.                                         begin
792.                                         slave_en_flag <= 8'b0;
793.                                         s_p_conversion_counter <= 5'b0;
794.                                         s_p_conversion_value<=5'b0;
795.                                         shift_reg_master<={(DATA_WIDTH+ADDR_WIDTH+2)
796.                                         {1'b0}};
797.                                         endcase
798.                                         end
799.
800.                                     end
801.
802.                                     always @(posedge clk or negedge reset_n)
803.                                         begin
804.                                         if (~reset_n)
805.                                         begin
806.                                         slave_active_stage_3=8'b0;
807.                                         end
808.                                         else
809.                                         begin
810.                                         slave_active_stage_3=(slave_active_stage_3|((~readvalid_
811.                                         _avs_last) & readvalid_avs) | ((~writevalid_avs_last) & writevalid_avs)) & (~last_
812.                                         _state_stage_3_4);
813.                                         end
814.
815.                                     //***** PIPELINE STAGE3: SELECT READY SLAVE PORTS
816.                                     // AND SET CONTROL SIGNALS TO MUX AND DEMUX *****/
817.                                     always @(posedge clk or negedge reset_n)
818.                                         begin
819.                                         if (~reset_n)
820.                                         begin
821.                                         slave_master_mux_slave<=8'b0;
822.                                         slave_master_mux_slave_3b <= 4'b0;
823.                                         end
824.                                         else
825.                                         begin // 0001 00000100
826.                                         casex({slave_master_priority_with_active})
827.                                         32'b1000xxxxxxxxxxxxxxxxxxxxxxxxxxxxx:
828.                                         begin
829.                                         slave_master_mux_slave<=8'b10000000;
830.                                         slave_master_mux_slave_3b <= 4'b111;
831.                                         end

```

```

832.           32'b0xxx1000xxxxxxxxxxxxxxxxxxxxx:
833.           begin
834.               slave_master_mux_slave<=8'b01000000;
835.               slave_master_mux_slave_3b <= 4'b110;
836.           end
837.           32'b0xxx0xxx1000xxxxxxxxxxxxxxxxxxxxx:
838.           begin
839.               slave_master_mux_slave<=8'b00100000;
840.               slave_master_mux_slave_3b <= 4'b101;
841.           end
842.           32'b0xxx0xxx0xxx1000xxxxxxxxxxxxxxxxxxxxx:
843.           begin
844.               slave_master_mux_slave<=8'b00010000;
845.               slave_master_mux_slave_3b <= 4'b100;
846.           end
847.           32'b0xxx0xxx0xxx0xxx1000xxxxxxxxxxxxxxxxxxxxx:
848.           begin
849.               slave_master_mux_slave<=8'b00001000;
850.               slave_master_mux_slave_3b <= 4'b011;
851.           end
852.           32'b0xxx0xxx0xxx0xxx0xxx1000xxxxxxxxxxxxx:
853.           begin
854.               slave_master_mux_slave<=8'b00000100;
855.               slave_master_mux_slave_3b <= 4'b010;
856.           end
857.           32'b0xxx0xxx0xxx0xxx0xxx0xxx0xxx1000xxxxx:
858.           begin
859.               slave_master_mux_slave<=8'b00000010;
860.               slave_master_mux_slave_3b <= 4'b001;
861.           end
862.           32'b0xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx1000:
863.           begin
864.               slave_master_mux_slave<=8'b00000001;
865.               slave_master_mux_slave_3b <= 4'b000;
866.           end
867.           32'b01000xxx0xxx0xxx0xxx0xxx0xxx0xxx0xxx:
868.           begin
869.               slave_master_mux_slave<=8'b10000000;
870.               slave_master_mux_slave_3b <= 4'b111;
871.           end
872.           32'b00xx01000xxx0xxx0xxx0xxx0xxx0xxx0xxx:
873.           begin
874.               slave_master_mux_slave<=8'b01000000;
875.               slave_master_mux_slave_3b <= 4'b110;
876.           end
877.           32'b00xx0xx01000xxx0xxx0xxx0xxx0xxx0xxx:
878.           begin
879.               slave_master_mux_slave<=8'b00100000;
880.               slave_master_mux_slave_3b <= 4'b101;
881.           end
882.           32'b00xx0xx00xx01000xxx0xxx0xxx0xxx0xxx:
883.           begin
884.               slave_master_mux_slave<=8'b00010000;
885.               slave_master_mux_slave_3b <= 4'b100;
886.           end
887.           32'b00xx0xx00xx00xx01000xxx0xxx0xxx0xxx:
888.           begin
889.               slave_master_mux_slave<=8'b00001000;
890.               slave_master_mux_slave_3b <= 4'b011;
891.           end
892.           32'b00xx0xx00xx00xx00xx01000xxx0xxx0xxx:
893.           begin
894.               slave_master_mux_slave<=8'b00000100;
895.               slave_master_mux_slave_3b <= 4'b010;
896.           end
897.           32'b00xx0xx00xx00xx00xx00xx01000xxx0xxx:

```

```

898.          begin
899.              slave_master_mux_slave<=8'b00000010;
900.              slave_master_mux_slave_3b <= 4'b001;
901.          end
902.          32'b000xx00xx00xx00xx00xx00xx00xx0100:
903.          begin
904.              slave_master_mux_slave<=8'b00000001;
905.              slave_master_mux_slave_3b <= 4'b000;
906.          end
907.
908.
909.          32'b001000xx00xx00xx00xx00xx00xx00xx0xx:
910.          begin
911.              slave_master_mux_slave<=8'b10000000;
912.              slave_master_mux_slave_3b <= 4'b111;
913.          end
914.          32'b000x001000xx00xx00xx00xx00xx00xx0xx:
915.          begin
916.              slave_master_mux_slave<=8'b01000000;
917.              slave_master_mux_slave_3b <= 4'b110;
918.          end
919.          32'b000x000x001000xx00xx00xx00xx00xx0xx:
920.          begin
921.              slave_master_mux_slave<=8'b00100000;
922.              slave_master_mux_slave_3b <= 4'b101;
923.          end
924.          32'b000x000x000x000x001000xx00xx00xx0xx:
925.          begin
926.              slave_master_mux_slave<=8'b00010000;
927.              slave_master_mux_slave_3b <= 4'b100;
928.          end
929.          32'b000x000x000x000x000x001000xx00xx0xx:
930.          begin
931.              slave_master_mux_slave<=8'b00001000;
932.              slave_master_mux_slave_3b <= 4'b011;
933.          end
934.          32'b000x000x000x000x000x000x001000xx0xx:
935.          begin
936.              slave_master_mux_slave<=8'b00000100;
937.              slave_master_mux_slave_3b <= 4'b010;
938.          end
939.          32'b000x000x000x000x000x000x000x001000xx:
940.          begin
941.              slave_master_mux_slave<=8'b00000010;
942.              slave_master_mux_slave_3b <= 4'b001;
943.          end
944.          32'b000x000x000x000x000x000x000x000x010:
945.          begin
946.              slave_master_mux_slave<=8'b00000001;
947.              slave_master_mux_slave_3b <= 4'b000;
948.          end
949.          32'b0001000x000x000x000x000x000x000x000x:
950.          begin
951.              slave_master_mux_slave<=8'b10000000;
952.              slave_master_mux_slave_3b <= 4'b111;
953.          end
954.          32'b00000001000x000x000x000x000x000x000x:
955.          begin
956.              slave_master_mux_slave<=8'b01000000;
957.              slave_master_mux_slave_3b <= 4'b110;
958.          end
959.          32'b000000000001000x000x000x000x000x000x:
960.          begin
961.              slave_master_mux_slave<=8'b00100000;
962.              slave_master_mux_slave_3b <= 4'b101;
963.          end

```

```

964.           32'b00000000000000001000x000x000x000x:
965.           begin
966.             slave_master_mux_slave<=8'b00010000;
967.             slave_master_mux_slave_3b <= 4'b100;
968.           end
969.           32'b00000000000000001000x000x000x:
970.           begin
971.             slave_master_mux_slave<=8'b00001000;
972.             slave_master_mux_slave_3b <= 4'b011;
973.           end
974.           32'b000000000000000000000000000000001000x: //// b00000100
975.           // b010
976.           begin
977.             slave_master_mux_slave<=8'b00000100;
978.             slave_master_mux_slave_3b <= 4'b010;
979.           end
980.           32'b000000000000000000000000000000001000x:
981.           begin
982.             slave_master_mux_slave<=8'b00000010;
983.             slave_master_mux_slave_3b <= 4'b001;
984.           end
985.           32'b0000000000000000000000000000000000000000000000000000000000000001:
986.           begin
987.             slave_master_mux_slave<=8'b00000001;
988.             slave_master_mux_slave_3b <= 4'b000;
989.           end
990.           default
991.           begin
992.             slave_master_mux_slave<=8'b0;
993.             slave_master_mux_slave_3b <= 4'b1000;
994.           end
995.           endcase
996.         end
997.
998.         //***** PIPELINE STAGE 4: TRANSFER ACK AND DATA TO
999.         //RESPECTIV MASTER FROM SLAVE PORTS WITH PARALLEL TO SERIAL CONVERSION ****
1000.         //*****
1001.       always @(posedge clk or negedge reset_n)
1002.       begin
1003.         if(!reset_n)
1004.           begin
1005.             s_p_conversion_counter_4 <= 4'b0;
1006.             s_p_conversion_value_4 <= 4'b0;
1007.             stage_4_state <= 1'b0;
1008.             shift_reg_slave <= {(DATA_WIDTH + 2){1'b0}}; ///(1'b0)*(DA
1009.               TA_WIDTH + 2);
1010.             last_state_stage_3_4<=8'b0;
1011.             last_state_stage_3_4_single<=8'b0;
1012.             master_enable<=4'b0;
1013.             slave_master_mux_slave_3b_tem<=4'b0;
1014.           end
1015.         else
1016.           begin
1017.             case(stage_4_state)
1018.               1'b0:
1019.                 begin
1020.                   last_state_stage_3_4_single<=8'b0;
1021.                   s_p_conversion_counter_4 <= 4'b0;
1022.                   if (readvalid_avs_reg[slave_master_mux_slave
1023.                     _3b])
1024.                     begin
1025.                       shift_reg_slave <= {readvalid_avs_re
1026.                         g[slave_master_mux_slave_3b], writevalid_avs_reg[slave_master_mux_slave_3b], readda
1027.                           ta_avs_reg[slave_master_mux_slave_3b]};

```

```

1023.                                     s_p_conversion_value_4 <= DATA_WIDTH
1024.                                     +1'b1;
1025.                                     end
1026.                                     else
1027.                                     begin
1028.                                         shift_reg_slave <= {readvalid_avs_re
1029.                                         g[slave_master_mux_slave_3b], writevalid_avs_reg[slave_master_mux_slave_3b],{DATA_W
1030.                                         IDTH{1'b0}}};
1031.                                     s_p_conversion_value_4 <= 4'd1;
1032.                                     end
1033.                                     if(slave_master_mux_slave!=8'b0)
1034.                                     begin
1035.                                         stage_4_state <= 1'b1;
1036.                                         last_state_stage_3_4<=(last_state_st
1037.                                         age_3_4^slave_releaser_stage)| (1'b1 << slave_master_mux_slave_3b);
1038.                                         master_enable<=mux_demux_slave_corre
1039.                                         sponding_master[slave_master_mux_slave_3b];
1040.                                         end
1041.                                         else
1042.                                         begin
1043.                                         stage_4_state <= stage_4_state;
1044.                                         last_state_stage_3_4<=(last_state_st
1045.                                         age_3_4^slave_releaser_stage);
1046.                                         master_enable<=4'b0;
1047.                                         end
1048.                                         slave_master_mux_slave_3b_tem<=slave_master_
1049.                                         mux_slave_3b;
1050.                                         end
1051.                                         1'b1:
1052.                                         begin
1053.                                         slave_master_mux_slave_3b_tem<=slave_master_
1054.                                         mux_slave_3b;
1055.                                         master_enable<=4'b0;
1056.                                         shift_reg_slave[DATA_WIDTH + 1:0] <= {shift_
1057.                                         reg_slave[DATA_WIDTH:0],1'b0};
1058.                                         last_state_stage_3_4<=(last_state_stage_3_4^
1059.                                         if(s_p_conversion_counter_4 == s_p_conv
1060.                                         n_value_4)
1061.                                         begin
1062.                                         stage_4_state <= 1'b0;
1063.                                         s_p_conversion_counter_4 <= 4'b0;
1064.                                         last_state_stage_3_4_single<=(1'b1 <
1065.                                         < slave_master_mux_slave_3b_tem);
1066.                                         end
1067.                                         else
1068.                                         begin
1069.                                         stage_4_state <= stage_4_state;
1070.                                         s_p_conversion_counter_4 <= s_p_conv
1071.                                         ersion_counter_4 + 4'b1;
1072.                                         end
1073.                                         last_state_stage_3_4_single<=8'b0;
1074.                                         end
1075.                                     endcase
1076.                                     end
1077.                                     end
1078.                                     //***** PIPELINE STAGE 5: RELeaSE THE MASTER A
1079.                                     ND SLAVE *****/
1080.                                     always @(posedge clk or negedge reset_n) // stage 5 (releaser)
1081.                                     begin
1082.                                         if (~reset_n)
1083.                                         begin
1084.                                         master_releaser_stage<=4'b0;

```

```

1075.           slave_releaser_stage<=8'b0;
1076.       end
1077.   else
1078.     begin
1079.       case(last_state_stage_3_4_single)
1080.         8'b10000000:
1081.           begin
1082.             master_releaser_stage<=mux_demux_slave_c
1083.             slave_releaser_stage<=8'b10000000;
1084.           end
1085.         8'b01000000:
1086.           begin
1087.             master_releaser_stage<=mux_demux_slave_c
1088.             slave_releaser_stage<=8'b01000000;
1089.           end
1090.         8'b00100000:
1091.           begin
1092.             master_releaser_stage<=mux_demux_slave_c
1093.             slave_releaser_stage<=8'b00100000;
1094.           end
1095.         8'b00010000:
1096.           begin
1097.             master_releaser_stage<=mux_demux_slave_c
1098.             slave_releaser_stage<=8'b00010000;
1099.           end
1100.         8'b00001000:
1101.           begin
1102.             master_releaser_stage<=mux_demux_slave_c
1103.             slave_releaser_stage<=8'b00001000;
1104.           end
1105.         8'b00000100:
1106.           begin
1107.             master_releaser_stage<=mux_demux_slave_c
1108.             slave_releaser_stage<=8'b00000100;
1109.           end
1110.         8'b00000010:
1111.           begin
1112.             master_releaser_stage<=mux_demux_slave_c
1113.             slave_releaser_stage<=8'b00000010;
1114.           end
1115.         8'b00000001:
1116.           begin
1117.             master_releaser_stage<=mux_demux_slave_c
1118.             slave_releaser_stage<=8'b00000001;
1119.           end
1120.       default:
1121.         begin
1122.           master_releaser_stage<=4'b0;
1123.           slave_releaser_stage<=8'b0;
1124.         end
1125.       endcase
1126.     end
1127.   end
1128. endmodule

```