

Project Report

To design and implement an (2, 2) branch predictor (BP) using Verilog HDL, synthesize and simulate design entry

Sanskar Agarwal(170102058)
Sourav Suman(170102061)


Link to the verilog code (.v file) :

<https://drive.google.com/open?id=1hk00jQ-CNqPfSgl91z9cRhq7jhDuwlBj>

Link to the test bench file (.v file):

<https://drive.google.com/open?id=1Zug-Dd6dRGR7lwKpQMAld3hL5ggiZZwB>

Name	Value
🕒 pred_mode	0
🕒 branch_mode	0
🕒 reset	0
🕒 display	1
🕒 outcome	0
> 🏠 ls[1:0]	01
> 🏠 led[7:0]	10001111
> 🏠 lsb[3:0]	1101
> 🏠 msb[3:0]	1100




Explanation of the simulation:

The various input mode pulses are indicated by `pred_mode`, `branch_mode`, `reset` display and the actual outcome is fed using the `outcome` pulse. Whenever the branch mode is triggered at the positive edge of the `branch_mode` pulse, it takes into consideration the output waveform's value at that instant as the actual outcome to facilitate the FSM state changes.

The MSB waveform is the output pulse representing the MSB of the FSM status of the BHT entries, and similarly the LSB waveform. The leftmost bit of the MSB register represents the MSB of TT, then MSB of TN, then MSB of NT, and the rightmost bit the MSB of NN. Similarly, the corresponding bits in the LSB register represent the LSB of the FSM status of the 4 entries in BHT in the same order.

The LED waveform represents the MSB and LSB of all the 4 entries in the BHT in order. Hence the eighth and seventh bit (rightmost two bits) of the LED register represent the MSB and LSB of TT, sixth and fifth the MSB and LSB of TN, fourth and third the MSB and LSB of NT, and second and first (leftmost two bits) the MSB and LSB of NN.



Explanation of the simulation:

In the prediction mode, the rightmost bit of the LED register represents the predicted outcome. All other registers perform the same job as explained in the previous case.

Observation and Conclusion:

The above branch predictor works as desired in all the four input modes as has been manually verified for the different modes using simulation.