1 Algorithm for program SMT

1.1 Definition

Some definitions are made in order to make the algorithm easier understood.

- 1. F_i is SMT formula for the basic block i.
- 2. $r_{i-j,k}$ represents the register value, where i is the register ID, j is the basic block ID, k is the version ID (i.e., the number of update times in this block). k starts from 0 and each update in this basic block will increase k by 1. For example, r_{0-0-1} is the value that represents r_1 in basic block 0 (i.e., the starting basic block), and r_1 has been updated once in basic block 0. j ensures that each basic block has its own register version, and k ensures that different values of the same register can be differed in the same basic block.
- 3. f_{pl} is the formula of program logic for the current basic block.
- 4. $IV = \{iv_0, iv_1, ...\}$ is the initial value set for all basic blocks. Each item $iv_i = \langle iv_{i-0}, iv_{i-1}, ... \rangle = \langle r_{0.i-k_0}, r_{1.i-k_1}, ... \rangle$ represents the initial values of all registers **generated** by basic block i.
- 5. f_{iv} is the formula representing the logic that initial values of register from the last basic block b_1 are fed to the register values in current basic block b_2 , that is,

$$f_{iv} = \bigwedge_{i} r_{i_b_1_k_i} = = r_{i_b_2_0}$$

$$= \bigwedge_{i} iv_{b_1_i} = = r_{i_b_2_0}$$
(1)

6. $C = \{c_{b_{i_1} \to b_{j_1}}, c_{b_{i_2} \to b_{j_2}}, \ldots\}$ is the initial path condition formulas set for all edges. Each item $c_{b_i \to b_j}$ is a path condition formula generated by the basic block b_i for the basic block b_j . The post path condition C_b for the basic block b is

$$C_b = \bigcup_i \{ c_{parents} \wedge c_{instEnd_case_i} \}$$
 (2)

where $c_{parents} = \bigvee_{p} c_{p \to b}$

1.2 Target SMT formula

SMT formula for the program (do not take pre-condition or post-condition into consideration here) is

$$F = \bigwedge_{i} F_{i}$$

$$= \bigwedge_{i} \bigwedge_{j} c_{j \to i} \to f_{iv_i} \land f_{pl_i}$$
(3)

Algorithm 1 SMT_Prog

```
Input: instLst, instLstLen
Output: F, outputRegLst
 1: // Sort basic blocks by Topological_Sorting
 2: //B = \langle b_0, b_1, ... \rangle is set of basic blocks, b_0 is the start basic block
 3: //InB = \langle inb_0, inb_1, ... \rangle is set of incoming edges for each basic block
 4: // OutB = \langle outb_0, outb_1, ... \rangle is set of outgoing edges for each basic block
 5: //InB and OutB are from cfg
 6: cfg \Leftarrow Gen\_Cfg(instLst, instLstLen)
 7: B \Leftarrow Topological\_Sorting(cfg)
 9: // Process Basic Block 0
10: f_{pl} \Leftarrow Gen\_Block\_Prog\_Logic(0, instLst[start : end])
11: F_0 \Leftarrow f_{pl}
12: iv_0 \Leftarrow Get\_Cur\_Reg\_Val(0)
13: IV \Leftarrow \{iv_0\}
14: C \Leftarrow Gen\_Path\_Cond\_For\_Next\_Blocks(0, instLst[end], inb_0, outb_0)
15:
16: // Process Basic Block 1 \rightarrow (len - 1)
17: for i = 1 to len(B) - 1 do
       f_{pl} \Leftarrow Gen\_Block\_Prog\_Logic(i, instLst[start : end])
18:
        F_i \Leftarrow true
19:
       for each last block b in inb_i do
f_{iv} \leftarrow \bigwedge_{j=1}^{j=NumOfReg} iv_{b\_j} == r_{j\_i\_0}
F_i \leftarrow F_i \wedge (c_{b \rightarrow i} \rightarrow (f_{iv} \wedge f_{pl}))
20:
21:
22:
       end for
23:
       iv_i \leftarrow Get\_Cur\_Reg\_Val(i)
24:
       IV \Leftarrow IV \cup \{iv_i\}
25:
       C_{out\_i} \Leftarrow Gen\_Path\_Cond\_For\_Next\_Blocks(i, instLst[end], inb_i, outb_i)
26:
       C \Leftarrow C \cup C_{out\ i}
27:
28: end for
29:
30: for i = 0 to len(B) - 1 do
        F \Leftarrow F \wedge F_i
32: end for
33:
34: initialize outputRegLst
35: for i = 0 to NumOfReg - 1 do
       outputRegLst_i \Leftarrow iv_{(instLstLen-1)\_i}
36:
37: end for
38: return outputRegLst_i
```

Algorithm 2 Gen_Block_Prog_Logic

```
Input: Basic Block ID b, instLst

Output: f_{pl}

1: f_{pl} \Leftarrow true

2: for i = 1 to len(instLst) do

3: if type of instruction is not JMP or END then

4: f_{pl} \Leftarrow f_{pl} \land f_{instruction\_i}

5: end if

6: end for

7: return f_{pl}
```

Algorithm 3 Get_Cur_Reg_Val

```
Input: Basic Block ID b, R_b

Output: iv_b

1: iv_b \Leftarrow \emptyset

2: for i = 0 to (NumberOfRegisters - 1) do

3: //R stores the current values of all register for the basic blocks

4: iv_b \Leftarrow iv_b \cup \{R_{b\_i}\}

5: end for

6: return iv_b
```

Algorithm 4 Gen_Path_Cond_For_Next_Blocks

```
Input: Basic Block ID b, instEnd, inBlocks, outBlocks

Output: C_{out}

1: c_{in} \Leftarrow true

2: for each last block b_i in inBlocks do

3: c_{in} \Leftarrow c_{in} \lor c_{b_i \to b}

4: end for

5: C_{out} \Leftarrow \emptyset

6: c_{instEnd} \Leftarrow ParseInstruction(instEnd)

7: for each last block c in c_{instEnd} do

8: C_{out} \Leftarrow C_{out} \cup \{c_{in} \land c\}

9: end for

10: return C_{out}
```

1.3 Example

1. Instructions:

```
inst(MOVXC, 2, 15), // 0 mov r2, 15
inst(JMPGT, 0, 2, 2), // 1 if r0 <= r2 no jmp else jmp to 4
inst(ADDXY, 0, 1), // 2 add r0, r1
inst(RETX, 2), // 3 ret r2
inst(ADDXY, 2, 1), // 4 add r2, r1
inst(RETX, 0), // 5 else ret r0</pre>
```

2. Instructions \rightarrow CFG

CFG:

nodes: 0[0:1] 1[2:3] 2[4:5] edges: $0 \to 1$ $0 \to 2$

3. List by topological Sorting

$$B = \langle 0, 1, 2 \rangle$$

$$InB = \langle \langle \rangle, \langle 0 \rangle, \langle 0 \rangle \rangle$$

$$OutB = \langle \langle 1, 2 \rangle, \langle \rangle, \langle \rangle \rangle$$

 $4.\ \,$ Process Node 0

$$f_{pl} = (r_{2.0.1} == 15)$$

$$iv_0 = \langle r_{0.0.0}, r_{1.0.0}, r_{2.0.1} \rangle$$

$$IV = \{iv_0\}$$

$$F_0 = (r_{2.0.1} == 15)$$

$$C_{out.0} = \{c_{0\to 1} = (r_0 > r_2), c_{0\to 2} = \neg (r_0 > r_2)\}$$

$$C = C_{out.0}$$

5. Process Node 1

$$\begin{split} f_{pl} &= (r_{0.1.1} == r_{0.1.0} + r_{1.1.0}) \\ iv_1 &= \langle r_{0.1.1}, r_{1.1.0}, r_{2.1.0} \rangle \\ IV &= \{iv_0, iv_1\} \\ f_{iv} &= \bigwedge_{i=1}^{i=3} (iv_{0.i} == r_{i.1.0}) \\ F_1 &= c_{0 \to 1} \to f_{iv} \land f_{pl} = (r_0 > r_2) \to (\bigwedge_{i=1}^{i=3} (iv_{0.i} == r_{i.1.0}) \land (r_{0.1.1} == r_{0.1.0} + r_{1.1.0})) \\ C_{out.1} &= \emptyset \\ C &= C_{out.0} \end{split}$$

6. Process Node 2

$$\begin{split} f_{pl} &= (r_{2.2.1} == r_{2.2.0} + r_{1.2.0}) \\ iv_1 &= \langle r_{0.2.0}, r_{1.2.0}, r_{2.2.1} \rangle \\ IV &= \{iv_0, iv_1, iv_2\} \\ f_{iv} &= \bigwedge_{i=1}^{i=3} (iv_{0.i} == r_{i.2.0}) \\ F_2 &= c_{0 \to 2} \to f_{iv} \land f_{pl} = \neg (r_0 > r_2) \to (\bigwedge_{i=1}^{i=3} (iv_{0.i} == r_{i.2.0}) \land (r_{2.2.1} == r_{2.2.0} + r_{1.2.0})) \\ C_{out.2} &= \emptyset \\ C &= C_{out.0} \end{split}$$

7. Generate F

$$F = F_0 \wedge F_1 \wedge F_2$$

where

$$F_0 = true \rightarrow (true \land (r_{2 \cdot 0 \cdot 1} == 15))$$

$$F_1 = (r_0 > r_2) \rightarrow (\bigwedge_{i=1}^{i=3} (iv_{0 \cdot i} == r_{i \cdot 1 \cdot 0}) \land (r_{0 \cdot 1 \cdot 1} == r_{0 \cdot 1 \cdot 0} + r_{1 \cdot 1 \cdot 0}))$$

$$F_2 = \neg (r_0 > r_2) \rightarrow (\bigwedge_{i=1}^{i=3} (iv_{0 \cdot i} == r_{i \cdot 2 \cdot 0}) \land (r_{2 \cdot 2 \cdot 1} == r_{2 \cdot 2 \cdot 0} + r_{1 \cdot 2 \cdot 0}))$$

2 Algorithm for equivalence check

2.1 Definition

- 1. Since there are two programs, a new dimension, program ID, should be added into register value $r_{i_j_k}$ to ensure that each program has it own register value version. Then $r_{i_j_k}$ extends to $r_{i_j_k_p}$, where p is the program ID.
- 2. Equivalence check formula

$$F = F_{pre_1} \wedge F_{pre_2} \wedge F_1 \wedge F_2 \to F_{post} \tag{4}$$

where

 F_{pre_i} , F_i , F_{post} are the pre-condition, program logic, post-condition FOL formulas of program i, that is,

$$F_{pre_i} = (r_{0-*-*-i}) \land (\bigwedge_{j=1}^{j=NumOfReg-1} r_{j-*-*-i} == 0)$$
 (5)

$$F_{i} = \left(\bigwedge_{j=0}^{j=NumOfInstLst-1} f_{inst_j} \right) \wedge \left(F_{output} \right)$$

$$= \left(\bigwedge_{j=0}^{j=NumOfInstLst-1} f_{inst_j} \right) \wedge \left(\bigwedge_{r_{k}=reg[ret_{k}]} (c \to r_{k} == output_{i}) \right)$$

$$(6)$$

$$F_{post} = (output_1 == output_2) \tag{7}$$

2.2 Algorithm

3 Test set

3.1 Program equivalence

1. no branch

Algorithm 5 Equivalence_Check

```
Input: input, instLst_1, len_1, instLst_2, len_2
Output: isEqual
 1: // pre-condition formula: input_1 == input_2
 2: F_{pre_1} \Leftarrow true
 3: F_{pre_2} \Leftarrow true
 4: for each value rv of register i in input do
       F_{pre_1} \Leftarrow F_{pre_1} \land (rv == r_{i\_0\_0\_1})
       \vec{F}_{pre_2} \leftarrow \vec{F}_{pre_2} \wedge (rv == r_{i\_0\_0\_2})
 8: // program logic formula: F_1, F_2
 9: F_1, output_1 \Leftarrow SMT\_Prog(instLst_1, len_1)
10: F_2, output_2 \Leftarrow SMT\_Prog(instLst_2, len_2)
11: // post-condition formula: output_1 == output_2
12: F_{post} \Leftarrow true
13: for i = 0 to len(output_1) do
        F_{post} \leftarrow F_{post} \wedge (output_{1\_i} == output_{2\_i})
15: end for
16: F \Leftarrow F_{pre_1} \wedge F_{pre_2} \wedge F_1 \wedge F_2 \rightarrow F_{post}
17: isEqual \Leftarrow Is\_Unsat(\neg F)
18: return isEqual
```

 $2.\,$ branch: use more arithmetic and jmp instructions

```
with RET, without RET
```

3. illegal input

3.2 Specification check

- 1. Instruction specification: the range of register ID,...; done by candidate program generator?

 Now it is done by candidate program generator.
- 2. Invalid instruction reach: Jmp instruction check; has done End instruction check \rightarrow Is the program is always ended with **RETs**? For now, only with registers, if no RET, return r_0
- 3. No loop

4 Data structure

```
class node {
private:
public:
```

```
unsigned int _start = 0; // start intruction ID
    unsigned int _end = 0; // end instruction ID
};
class graph {
private:
   vector<node> nodes;
    vector<vector<unsigned int> > nodesIn;
    vector<vector<unsigned int> > nodesOut;
public:
class progSmt {
private:
    // f[i] is program logic FOL formula F of basic block i
    vector<expr> f;
   // postRegVal[i] is post register values of basic block i,
   // which are initial values for NEXT basic blocks
    vector<vector<expr> > postRegVal;
    // pathCon[i] stores pre path conditions of basic block i
// There is a corresponding relationship between pathCon and g.nodesIn
    // more specifically, pathCon[i][j] stores the pre path condition from basic
         block g.nodesIn[i][j] to i
    vector<vector<expr> > pathCon;
    // program FOL formula
    expr smt = stringToExpr("true");
    // program output FOL formula
    expr smtOutput = stringToExpr("true");
    // return the SMT for the given program
   expr smtProg(inst* program, int length, smtVar* sv);
// return SMT for the given instruction
    expr smtInst(smtVar* sv, inst* in);
public:
};
```