OpenCPI FPGA Boards at Atomic Rules

ID	Board Vendor	Board Model	Platform Name	FPGA	PCle	Status	
101	Xilinx	ML555	ml 555	V5-LX50T	Gen1 x8	B, H(3), R,W _{13.1}	
102	<u>Abekas</u>	<u>Alder</u>	al der	V5-LX50T	Gen1 x8	B, H(1), R,W _{13.1}	
103	Generic	Generic	schi st	V5-SX95T	Gen1 x8	B, P(1), R, W _{13.1}	
104	<u>Xilinx</u>	XUPV5	xupv5	V5-LX110T	Gen1 x1	B, H(2), R, W _{13.1}	
105	Generic	Generic	bi oti te	V5-FX130T	Gen1 x8	U1	
106	<u>HiTechGlobal</u>	Net10G	nf10	V5-TX240T	Gen1 x8	B, H(1), R,W _{13.1}	
107	Generic	Generic	illite	V5-LX330T	Gen1 x8	B, P(0)	
108	<u>Xilinx</u>	ML605	ml 605	V6-LX240T	Gen2 x4	B, H(3), R, W _{13.1}	
109	<u>Xilinx</u>	<u>SP605</u>	sp605	S6-LX45T	Gen1 x1	B, H(1)	
110	<u>Altera</u>	4CGX15N	al cy4	4CGX-12	Gen1 x1	H(1)	
111	<u>Altera</u>	4SGX230N	al st4	4SGX-230	Gen2 x8	B, H(1), W _{11.0}	
112	<u>HiTechGlobal</u>	S4GX-360	htgs4	4SGX-360	Gen2 x8	B, H(1)	
113	<u>Xilinx</u>	<u>KC705</u>	kc705	K7-325T	Gen2 x4	U2	
114	<u>Xilinx</u>	<u>VC707</u>	vc707	V7-585T	Gen2 x4	U1	
115	<u>HiTechGlobal</u>	S5-PCIE	htgs5	5SGX-TBD	Gen2 x4	U1	

Status Codes:

B = In OpenCPI build

H = Hardware in Use (number of boards located at AR-Auburn)

P = Proprietary Hardware (number of boards located at AR-Auburn)

R = In Test Regressions

U1 = Under Consideration; U2 = Planning Phase, expected in Build shortly

W = Known Working (ISE or Quartus Tool Version)

Development/Target Machines for PCIe at Atomic Rules

Machine Name	os	Release	Chipset	GPU	DRAM (GB)	Near PCle	Far PCle
core980	RHEL 6.0 WS 64b	Santiago	X58	GTX470	12	ml605	nf10
core960	RHEL 5.6 WS 64b	Tikanga	X58	GTX285	12	schist	ml605
core920	RHEL 5.6 WS 64b	Tikanga	X58	GTX280	12	ml555	xupv5
vm121	RHEL 5.6 WS 64b	Tikanga	VM		4		
w7-q9550	Win7 Pro SP1 64b		X48	GTX580	4		
XP8500	XP-SP3 32b		X48	8800GT	4		
amd790 [1]	RHEL 5.6 WS 64b	Tikanga	790FX	8800GT	4	ml555	ml555
atomicrules-v52	RHEL 5.6 WS 64b	Tikanga	VM		2		

Note Codes:

[1] = On loan to OpenCPI development partner in Exeter, NH

Updated: 2011-05-11