

# 7 Series FPGAs Memory Interface Solutions

## *User Guide*

UG586 June 22, 2011



#### Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

© Copyright 2011 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA is a registered trademark of ARM in the EU and other countries. All other trademarks are the property of their respective owners.

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
03/01/11	1.0	Initial Xilinx release.
06/22/11	1.1	<p>MIG 1.2 release. Updated ISE Design Suite version to 13.2. Updated GUI screen captures throughout document.</p> <p><a href="#">Chapter 1</a>: Added <a href="#">Verify Pin Changes and Update Design</a>, <a href="#">Simulating the Example Design (for Designs with the AXI4 Interface)</a>, <a href="#">Simulation Considerations</a>, <a href="#">Error Correcting Code</a>, and <a href="#">Pinout Examples</a> sections. Added paragraph about SLRs to <a href="#">Pin Compatible FPGAs</a>, page 17. Added Input Clock Period and PHY to Controller bullets in <a href="#">Controller Options</a>, page 19. To <a href="#">Setting DDR3 Memory Parameter Option</a>, page 23, indicated that DDR3 SDRAM supports burst lengths of 8. Added Internal Termination for High Range Banks option under <a href="#">Figure 1-17</a>. Added bulleted item about Pin/Bank selection mode on <a href="#">page 26</a>. Added notes about chip select and data mask options on <a href="#">page 49</a>. Added app_correct_en_i to <a href="#">Table 1-17</a>. Added three command types to <a href="#">Command Path</a>, page 85. Added phy_mc_ctl_full, phy_mc_cmd_full, and phy_mc_data_full signals to <a href="#">Table 1-30</a>. Added paragraph about FIFOs at the end of <a href="#">Physical Layer Interface (Non-Memory Controller Design)</a>, page 107. Updated the description and options for DATA_BUF_ADDR_WIDTH in <a href="#">Table 1-32</a>. Added bullet about SLRs to <a href="#">Bank and Pin Selection Guides for DDR3 Designs</a>, page 113. Added LVCMOS15 and DIFF_SSTL15 I/O standards to <a href="#">Configuration</a>, page 115. Changed resistor values in <a href="#">Figure 1-62</a>, <a href="#">Figure 1-63</a>, and <a href="#">Figure 1-64</a>. Changed resistor values in FPGA DCI or IN_TERM column in <a href="#">Table 1-34</a>.</p> <p><a href="#">Chapter 2</a>: Added the <a href="#">Verify Pin Changes and Update Design</a>, <a href="#">Output Path</a>, section. Revised latency mode description on <a href="#">page 148</a>. Added bulleted item about Pin/Bank selection mode on <a href="#">page 151</a>. Added Internal Termination for High Range Banks option under <a href="#">Figure 2-15</a>. Updated <a href="#">Implementation Details</a>, page 176.</p> <p><a href="#">Chapter 3</a>: Added new chapter on RLDRAM II.</p>

# *Table of Contents*

---

Revision History .....	2
------------------------	---

## Preface: About This Guide

Guide Contents .....	5
References .....	5
Additional Resources .....	6
List of Acronyms .....	6

## Chapter 1: DDR3 SDRAM Memory Interface Solution

Introduction .....	9
New Features .....	9
Getting Started with the CORE Generator Software .....	9
System Requirements .....	9
Customizing and Generating the Core .....	10
Creating 7 Series FPGA DDR3 Memory Controller Block Design .....	18
Directory Structure and File Descriptions .....	32
Verify Pin Changes and Update Design .....	37
Quick Start Example Design .....	39
Modifying the Example Design .....	41
Getting Started with EDK .....	54
Simulation Considerations .....	54
Core Architecture .....	55
Overview .....	55
User Interface .....	56
AXI4 Slave Interface Block .....	60
Arbitration in AXI Shim .....	63
User Interface Block .....	63
Native Interface .....	64
Clocking Architecture .....	67
Memory Controller .....	70
Error Correcting Code .....	73
PHY .....	77
Designing with the Core .....	100
Interfacing to the Core .....	100
AXI4 Slave Interface .....	100
AXI Addressing .....	100
User Interface .....	101
Native Interface .....	106
Physical Layer Interface (Non-Memory Controller Design) .....	107
Customizing the Core .....	108
Design Guidelines .....	112
DDR3 SDRAM .....	112
Supported Devices for 7 Series FPGAs .....	135

## Chapter 2: QDRII+ Memory Interface Solution

<b>Introduction</b> .....	137
<b>Getting Started with the CORE Generator Software</b> .....	137
System Requirements .....	137
Customizing and Generating the Core .....	138
Creating the 7 Series FPGA QDRII+ SRAM Memory Design .....	146
MIG Directory Structure and File Descriptions.....	156
Verify Pin Changes and Update Design.....	160
<b>Core Architecture</b> .....	162
Overview .....	162
User Interface .....	164
Clocking Architecture .....	166
Physical Interface .....	167
Write Path .....	170
Output Path.....	172
Read Path .....	174
Calibration.....	175
<b>Customizing the Core</b> .....	177
<b>Design Guidelines</b> .....	179
Design Rules .....	179
Trace Length Requirements .....	179
Pinout Requirements .....	180
I/O Standards .....	180

## Chapter 3: RLDRAM II Memory Interface Solution

<b>Introduction</b> .....	183
<b>Getting Started with the CORE Generator Software</b> .....	183
System Requirements .....	183
Customizing and Generating the Core .....	184
Creating the 7 Series FPGAs RLDRAM II Memory Design.....	192
MIG Directory Structure and File Descriptions.....	200
Quick Start Example Design.....	205
Modifying the Example Design .....	208
<b>Core Architecture</b> .....	212
Overview .....	212
Client Interface .....	214
Clocking Architecture .....	217
Physical Interface .....	218
PHY-Only Interface .....	219
Memory Controller .....	223
Write Path .....	225
Read Path .....	228
Calibration.....	229
<b>Customizing the Core</b> .....	230
<b>Design Guidelines</b> .....	235
Design Rules .....	235
Trace Length Requirements .....	235
Pinout Requirements .....	235
Manual Pinout Changes .....	237
I/O Standards .....	241

# About This Guide

---

Xilinx® 7 series FPGAs include three unified FPGA families that are all designed for lowest power to enable a common design to scale across families for optimal power, performance, and cost. The Artix™-7 family is optimized for lowest cost and absolute power for the highest volume applications. The Virtex®-7 family is optimized for highest system performance and capacity. The Kintex™-7 family is an innovative class of FPGAs optimized for the best price-performance. This guide serves as a technical reference to using, customizing, and simulating LogiCORE™ IP memory interface cores for 7 series FPGAs.

## Guide Contents

This manual contains the following chapters:

- [Chapter 1, DDR3 SDRAM Memory Interface Solution](#), describes the bank and pin rules for DDR3 SDRAM interfaces in 7 series FPGAs.
- [Chapter 2, QDRII+ Memory Interface Solution](#), describes the architecture of the 7 series QDRII+ memory interface core and provides details on customizing and interfacing to the core.
- [Chapter 3, RLDRAM II Memory Interface Solution](#), describes the architecture of the 7 series RLDRAM II memory interface core and provides details on customizing and interfacing to the core.

## References

1. [UG471, 7 Series FPGAs SelectIO Resources User Guide](#)
2. [UG475, 7 Series FPGAs Packaging and Pinout Specification](#)
3. ARM® AMBA® Specifications  
<http://www.arm.com/products/system-ip/amba/amba-open-specifications.php>
4. JESD79-3E, *DDR3 SDRAM Standard*, JEDEC Solid State Technology Association  
<http://www.jedec.org/sites/default/files/docs/JESD79-3E.pdf>
5. [UG683, EDK Concepts, Tools, and Techniques](#)
6. [UG111, Embedded System Tools Reference Manual](#)
7. [TN-47-01, DDR2-533 Memory Design Guide For Two-DIMM Unbuffered Systems](#). Micron Technology, Inc.
8. ChipScope Pro Logic Analyzer tool  
<http://www.xilinx.com/tools/cspro.htm>
9. [UG628, Command Line Tools User Guide](#), COMPXLIB
10. [UG626, Synthesis and Simulation Design Guide](#)

11. [DS176, 7 Series FPGAs Memory Interface Solutions Data Sheet](#)
12. PlanAhead™ Design Analysis tool  
[www.xilinx.com/tools/planahead.htm](http://www.xilinx.com/tools/planahead.htm)
13. [UG612, Xilinx Timing Constraints User Guide](#)
14. [UG199, Virtex-5 FPGA ML561 Memory Interfaces Development Board User Guide](#)
15. 7 series FPGAs Data Sheets  
[www.xilinx.com/support/documentation/7\\_series.htm](http://www.xilinx.com/support/documentation/7_series.htm)
16. [UG029, ChipScope Pro Software and Cores User Guide](#)
17. "Improving DDR SDRAM Efficiency with a Reordering Controller", XCELL Journal Issue 69, [www.xilinx.com/publications/archives/xcell/Xcell69.pdf](http://www.xilinx.com/publications/archives/xcell/Xcell69.pdf)

## Additional Resources

To find additional documentation, see the Xilinx website at:

<http://www.xilinx.com/support/documentation/index.htm>.

To search the Answer Database of silicon, software, and IP questions and answers, or to create a technical support WebCase, see the Xilinx website at:

<http://www.xilinx.com/support>.

## List of Acronyms

The following acronyms are used in this document:

Acronym	Definition
AXI	Advanced Extensible Interface
BSB	Base System Builder
CIO	Common I/O
DCB	Data Circular Buffer
DCI	Digitally Controlled Impedance
DDR	Double Data Rate
DLL	Delay Locked Loop
ECC	Error Correction Code
EDK	Embedded Development Kit
FPGA	Field Programmable Gate Array
FPS	Fine Phase Shift
HP	High Performance
HR	High Range
IBIS	I/O Buffer Information Specification
ICON	Integrated Controller
ILA	Integrated Logic Analyzer

Acronym	Definition
I/O	Input/Output
IOB	Input/Output Block
LFSR	Linear Feedback Shift Register
LUT	Look-Up Table
MC	Memory Controller
MIG	Memory Interface Generator
MMCM	Mixed-Mode Clock Manager
MRCC	Multi-Region Clock Capable
MRS	Mode Register Set
NOP	No Operation
ODT	On-Die Termination
OTF	On the Fly
PHY	Physical Layer
PRBS	Pseudo Random Binary Sequence
QDR	Quad Data Rate
RLLDRAM	Reduced-Latency Dynamic Random Access Memory
SDR	Single Data Rate
SDRAM	Synchronous Dynamic Random Access Memory
SLR	Super Logic Region
SPD	Serial Presence Detect
SRAM	Static Random Access Memory
SRCC	Single-Region Clock Capable
SSIT	Stacked Silicon Interconnect Technology
SSO	Simultaneous Switching Output
TDM	Time Division Multiplexing
TIG	Timing Ignore
UCF	User Constraints File
UI	User Interface
VCO	Voltage Controlled Oscillator
VIO	Virtual I/O
XPS	Xilinx Platform Studio



# *DDR3 SDRAM Memory Interface Solution*

---

## Introduction

The Xilinx® 7 series FPGAs memory interface solutions core is a combined pre-engineered controller and physical layer (PHY) for interfacing 7 series FPGA user designs and AMBA® advanced extensible interface (AXI4) slave interfaces to DDR3 SDRAM devices. This user guide provides information about using, customizing, and simulating a LogiCORE™ IP DDR3 SDRAM memory interface core for 7 series FPGAs. In the Embedded Development Kit (EDK) this core is provided through the Xilinx Platform Studio (XPS) as the `axi_7series_ddrx` IP with a static AXI4 to DDR3 SDRAM architecture. The user guide describes the core architecture and provides details on customizing and interfacing to the core.

## New Features

The new features in the Xilinx 7 series FPGA memory interface solutions are:

- Higher performance.
- New hardware blocks used in the physical layer: PHASER\_IN and PHASER\_OUT, PHY control block, and I/O FIFOs (see [Core Architecture, page 55](#)).
- Pinout rules changed due to the hardware blocks (see [Design Guidelines, page 112](#)).
- Controller and user interface operate at 1/4 the memory clock frequency.

## Getting Started with the CORE Generator Software

This section is a step-by-step guide for using the CORE Generator™ software to generate a DDR3 SDRAM memory interface in a 7 series FPGA, run the design through implementation with the Xilinx tools, and simulate the example design using the synthesizable test bench provided.

## System Requirements

- ISE® Design Suite, v13.2

## Customizing and Generating the Core

### Generation through Graphical User Interface

The Memory Interface Generator (MIG) is a self-explanatory wizard tool that can be invoked under the CORE Generator software from XPS. This section is intended to help in understanding the various steps involved in using the MIG tool.

These steps should be followed to generate a 7 series FPGA DDR3 SDRAM design:

**Note:** The exact behavior of the MIG tool and the appearance of some pages/options might differ depending on whether the MIG tool is invoked from the CORE Generator software or from XPS, and whether or not an AXI interface is selected. These differences are described in the steps below.

1. To invoke the MIG tool from XPS, select **Memory and Memory Controller → AXI 7 Series Memory Controller** from the XPS IP catalog (when adding new IP to the system) or right-click the **axi\_7series\_ddrx** component in the XPS System Assembly View and select **Configure IP...**. Then skip to [MIG Output Options, page 16](#).

Otherwise, to launch the MIG tool from the CORE Generator software, type **mig** in the search IP catalog box ([Figure 1-1](#)).






Figure 1-1: Xilinx CORE Generator Software

2. Choose **File** → **New Project** to open the New Project dialog box. Create a new project named 7Series\_MIG\_Example\_Design ([Figure 1-2](#)).



*Figure 1-2: New CORE Generator Software Project*

3. Enter a project name and location. Click **Save** ([Figure 1-3](#)).



*Figure 1-3: New Project Menu*

4. Select these project options for the part (Figure 1-4):
- Select the target Kintex™-7 or Virtex®-7 device.





Figure 1-4: CORE Generator Software Device Selection Page

5. Select **Verilog** as the Design Entry Option and **ISE** for the Vendor Flow Setting. Click **OK** to finish the Project Options setup ([Figure 1-5](#)).



UG586\_c1\_05\_110610

*Figure 1-5: CORE Generator Software Design Flow Setting Page*

6. Select **MIG 7 Series 1.2** (Figure 1-6).





Figure 1-6: 7 Series FPGAs MIG Design Project Page

7. The options screen in the CORE Generator software displays the details of the selected CORE Generator software options that are selected before invoking the MIG tool ([Figure 1-7](#)).




*Figure 1-7: 7 Series FPGA Memory Interface Generator Front Page*

8. Click **Next** to display the **Output Options** page.

## MIG Output Options

1. Select the **Create Design** radio button to create a new memory controller design. Enter a component name in the Component Name field ([Figure 1-8](#)).



*Figure 1-8: MIG Output Options*

MIG outputs are generated with the folder name <component\_name>.

**Note:** Only alphanumeric characters can be used for <component\_name>. Special characters cannot be used. This name should always start with an alphabetical character and can end with an alphanumeric character.

When invoked from XPS, the component name is corrected to be the IP instance name from XPS.

2. Click **Next** to display the **Pin Compatible FPGAs** page.

## Pin Compatible FPGAs

The Pin Compatible FPGAs page lists FPGAs in the selected family having the same package. If the generated pinout from the MIG tool needs to be compatible with any of these other FPGAs, this option should be used to select the FPGAs with which the pinout has to be compatible (Figure 1-9).

Some 7 series FPGAs have Super Logic Regions (SLRs). Memory interfaces cannot span across SLRs. If the device selected or a compatible device that is selected has SLRs, the MIG tool ensures that the interface does not cross SLR boundaries.




Figure 1-9: Pin-Compatible 7 Series FPGAs


1. Select any of the compatible FPGAs in the list. Only the common pins between the target and selected FPGAs are used by the MIG tool. The name in the text box signifies the target FPGA selected.
2. Click **Next** to display the **Memory Selection** page.

## Creating 7 Series FPGA DDR3 Memory Controller Block Design

### Memory Selection

This page displays all memory types that are supported by the selected FPGA family.

1. Select the **DDR3 SDRAM** controller type.
2. Click **Next** to display the **Controller Options** page (Figure 1-10).



**Figure 1-10: Memory Type and Controller Selection**

DDR3 SDRAM designs support the memory-mapped AXI4 interface. The AXI4 interface is currently implemented in Verilog only. If an AXI4 interface is required, select the language as “Verilog” in the CORE Generator software before invoking the MIG tool. If the AXI4 interface is not selected, the user interface (UI) is the primary interface.

The `axi_7series_ddrx` IP from the EDK flow only supports DDR3 SDRAMs and has the AXI support always turned on.

## Controller Options

This page shows the various controller options that can be selected (Figure 1-11).




Figure 1-11: Controller Options Page

UG586\_c1\_12\_052511

If the design has multiple controllers, the controller options page is repeated for each of the controllers. This page is partitioned into a maximum of nine sections. The number of partitions depends on the type of memory selected. The controller options page also contains these pull-down menus to modify different features of the design:

- **Frequency:** This feature indicates the operating frequency for all the controllers. The frequency block is limited by factors such as the selected FPGA and device speed grade. In the EDK flow, an extra check box (selected by default) allows the user to specify that the frequency information should be calculated automatically from EDK.
- **Input Clock Period:** The desired input clock period is selected from the list. These values are determined by the memory clock period chosen and the allowable limits of the PLL parameters. See [Design Guidelines, page 112](#) for more information on the PLL parameter limits.
- **PHY to Controller Clock Ratio:** This feature determines the ratio of the physical layer (memory) clock frequency to the controller and user interface clock frequency. The 2:1 ratio lowers the maximum memory interface frequency due to fabric timing limitations. The user interface data bus width of the 2:1 ratio is 4 times the width of the physical memory interface width, while the bus width of the 4:1 ratio is 8 times the physical memory interface width. The 2:1 ratio has lower latency. The 4:1 ratio is necessary for the highest data rates.
- **Vccaux\_io:** Vccaux\_io is set based on the period /frequency setting. 2.0V is required at the highest frequency settings in the High Performance column. The MIG tool automatically selects 2.0V when required. Either 1.8 or 2.0V can be used at lower frequencies. Groups of banks share the Vccaux\_io supply. See the *7 Series FPGAs SelectIO Resources User Guide* [Ref 1] and the *7 Series FPGAs Packaging and Pinout Specification* [Ref 2] for more information.
- **Memory Type:** This feature selects the type of memory parts used in the design.
- **Memory Part:** This option selects a memory part for the design. Selections can be made from the list or a new part can be created.
- **Data Width:** The data width value can be selected here based on the memory type selected earlier. The list shows all supported data widths for the selected part. One of the data widths can be selected. These values are generally multiples of the individual device data widths. In some cases, the width might not be an exact multiple. For example, 16 bits is the default data width for x16 components, but 8 bits is also a valid value.
- **Data Mask:** This option allocates data mask pins when selected. This option should be deselected to deallocate data mask pins and increase pin efficiency. This option is disabled for memory parts that do not support data mask.
- **Ordering:** This feature allows the memory controller to reorder commands to improve the memory bus efficiency.
- **Memory Details:** The bottom of the Controller Options page ([Figure 1-11, page 19](#)) displays the details for the selected memory configuration ([Figure 1-12](#)).


**Memory Details:** 1Gb, x8, row:14, col:10, bank:3, data bits per strobe:8, with data mask

UG586\_c1\_20\_091410

*Figure 1-12: Memory Details*

1. Select the appropriate frequency. Either use the spin box or enter a valid value using the keyboard. Values entered are restricted based on the minimum and maximum frequencies supported.

2. Select the appropriate memory part from the list. If the required part or its equivalent is unavailable, a new memory part can be created. To create a custom part, click the **Create Custom Part** button below the Memory Part pull-down menu. A new page appears, as shown in [Figure 1-13](#).



*Figure 1-13: Create Custom Part*

The **Create Custom Part** page includes all the specifications of the memory component selected in the Select Base Part pull-down menu.

3. Enter the appropriate memory part name in the text box.
4. Select the suitable base part from the **Select Base Part** list.
5. Edit the value column as needed.
6. Select the suitable values from the Row, Column, and Bank options as per the requirements.
7. After editing the required fields, click the **Save** button. The new part is saved with the selected name. This new part is added in the Memory Parts list on the Controller Options page. It is also saved into the database for reuse and to produce the design.
8. Click **Next** to display the **Memory Options** page (or the AXI Parameter Options page if AXI Enable is checked on the **Memory Type** selection page).

## AXI Parameter Options

This feature allows the selection of AXI parameters for the controller (Figure 1-14). These are standard AXI parameters or parameters specific to the AXI4 interface. Details are available in the ARM® AMBA® specifications [Ref 3].

These parameters specific to the AXI4 interface logic can be configured:

- **Address Width and AXI ID Width:** When invoked from XPS, address width and ID width settings are automatically set by XPS so the options are not shown.
- **Base and High Address:** Sets the system address space allocated to the memory controller. These values must be a power of 2 with a size of at least 4 KB, and the base address must be aligned to the size of the memory space.
- **Narrow Burst Support:** Deselecting this option allows the AXI4 interface to remove logic to handle AXI narrow bursts to save resources and improving timing. XPS normally auto-calculates whether narrow burst support can be disabled based on the known behavior of connected AXI masters.

Inferred AXI interconnect parameter settings are also available in the EDK flow. Details on the interconnect parameters and how they are handled in XPS are available in the EDK documentation.




Figure 1-14: Setting AXI Parameter Options

## Setting DDR3 Memory Parameter Option

This feature allows the selection of various memory mode register values, as supported by the controller's specification (Figure 1-15).




Figure 1-15: Setting Memory Mode Options

The mode register value is loaded into the load mode register during initialization. Only burst length 8 (BL8) is supported for DDR3 SDRAM.

Click **Next** to display the FPGA Options page.

## FPGA Options

Figure 1-16 shows the FPGA Options page.




Figure 1-16: **FPGA Options**

- **System Clock.** This option (not available in the EDK flow) selects the input clock type: single-ended or differential.
- **Debug Signals Control.** Selecting this option (not available in the EDK flow) enables calibration status and user port signals to be port mapped to the ChipScope™ analyzer modules in the design\_top module. This helps in monitoring traffic on the user interface port with the ChipScope analyzer. When the generated design is run in batch mode using `ise_flow.bat` in the design's par folder, the CORE Generator software is called to generate ChipScope analyzer modules (that is, NGC files are generated). Deselecting the Debug Signals Control option leaves the debug signals unconnected in the `design_top` module. No ChipScope analyzer modules are instantiated in the `design_top` module and no ChipScope analyzer modules are generated by the CORE Generator software. The debug port is always disabled for functional simulations.

- **Internal Vref Selection.** Internal Vref can be used for data group bytes to allow the use of the VREF pins for normal I/O usage. Internal Vref should only be used for data rates of 800 Mb/s or below.

Click **Next** to display the DCI description page (Figure 1-17).




Figure 1-17: DCI Description

- **Digitally Controlled Impedance (DCI).** The DCI option allows the use of the FPGA's on-chip internal resistors for termination. DCI must be used for DQ and DQS/DQS# signals. DCI cascade might have to be used, depending on the pinout and bank selection. DCI is available in the High Performance Banks.
- **Internal Termination for High Range Banks.** The internal termination option can be set to 40, 50, or 60Ω or disabled. This selection is only for High Range banks.

- **Pin/Bank Selection Mode.** This allows the user to specify an existing pinout and generate the RTL for this pinout, or pick banks for a new design. [Figure 1-18](#) shows the options for using an existing pinout. The user must assign the appropriate pins for each signal. A choice of each bank is available to narrow down the list of pins. It is not mandatory to select the banks prior to selection of the pins. Click **Validate** to check against the MIG pinout rules. One cannot proceed until the MIG DRC has been validated by clicking the **Validate** button.





Figure 1-18: Pin/Bank Selection Mode

## Bank Selection



**Figure 1-19: Bank Selection**

This feature allows the selection of bytes for the memory interface. Bytes can be selected for different classes of memory signals, such as:

- Address and control signals
- Data signals


For customized settings, click **Deselect Banks** and select the appropriate bank and memory signals. Click **Next** to move to the next page if the default setting is used.

To unselect the banks that are selected, click the **Deselect Banks** button. To restore the defaults, click the **Restore Defaults** button.

Vccaux\_io groups are shown for HP banks in devices with these groups using dashed lines. Vccaux\_io is common to all banks in these groups. The memory interface must have the same Vccaux\_io for all banks used in the interface. MIG automatically sets the VCCAUX\_IO constraint appropriately for the data rate requested.

Super Logic Regions are indicated by a number in the header in each bank in devices with these regions, for example, SLR 1. Interfaces cannot span across Super Logic Regions. Not all devices have Super Logic Regions.

Select the pins for the system signals on this page ([Figure 1-20](#)). The MIG tool allows the selection of either external pins or internal connections, as desired.



**Figure 1-20: System Pins**

- **sys\_clk:** This is the system clock input for the memory interface and is typically connected to a low-jitter external clock source. Either a single input or a differential pair can be selected based on the System Clock selection in the FPGA Options page ([Figure 1-16](#)). The sys\_clk input must be in the same column as the memory interface. If this pin is connected in the same banks as the memory interface, the MIG tool selects an I/O standard compatible with the interface, such as DIFF\_SSTL15 or SSTL15. If sys\_clk is not connected in a memory interface bank, the MIG tool selects an appropriate standard such as LVCMOS18 or LVDS. The UCF can be modified as desired after generation.

- **clk\_ref:** This is the reference frequency input for the IDELAY control. This is a 200 MHz input. The clk\_ref input can be generated internally or connected to an external source. A single input or a differential pair can be selected based on the System Clock selection in the FPGA Options page ([Figure 1-16](#)). The I/O standard is selected in a similar way as sys\_clk.
- **sys\_rst:** This is the system reset input that can be generated internally or driven from a pin. The MIG tool selects an appropriate I/O standard for the input such as SSTL15 if the input is within the interface banks, and LVCMOS18 if it is not.
- **init\_calib\_complete:** This output indicates that the memory initialization and calibration is complete and that the interface is ready to use. The init\_calib\_complete signal is normally only used internally, but can be brought out to a pin if desired.
- **error:** This output indicates that the traffic generator in the example design has detected a data compare error. This signal is only generated in the example design and is not part of the user design. This signal is not typically brought out to a pin but can be, if desired.

Click **Next** to display the **Summary** page.

## Summary

This page provides the complete details about the 7 series FPGA memory core selection, interface parameters, CORE Generator software options, and FPGA options of the active project ([Figure 1-21](#)). In the EDK flow, this is the last screen, and clicking the **Finish** button (replaces the **Next** button) saves the changes and returns the user to the XPS tool.




Figure 1-21: Summary

## Memory Model License

The MIG tool can output a chosen vendor's memory model for simulation purposes (not available in the EDK flow) for memories such as DDR3 SDRAMs. To access the models in the output sim folder, click the license agreement (Figure 1-22). Read the license agreement and check the **Accept License Agreement** box to accept it. If the license agreement is not agreed to, the memory model is not made available. A memory model is necessary to simulate the design.



**Figure 1-22: License Agreement**

Click **Next** to move to PCB Information page.

## PCB Information

This page displays the PCB-related information to be considered while designing the board that uses the MIG tool generated designs. Click **Next** to move to the Design Notes page.

## Design Notes

Click the **Generate** button (not available in the EDK flow) to generate the design files. The MIG tool generates two output directories: `example_design` and `user_design`. After generating the design, the MIG GUI closes.

## Directory Structure and File Descriptions

### Overview

#### Output Directory Structure

The MIG tool outputs (non-EDK flow) are generated with folder name <component name>.

**Note:** In the EDK flow, the MIG project file is stored in <EDK Project Directory>/data/<Instance Name>\_mig\_saved.prj and should be retained with the XPS project. The MIG UCF with pin location information is written to <EDK Project Directory>/\_\_xps/<Instance Name>/mig.ucf and is translated to an EDK core-level UCF at <EDK Project Directory>/implementation/<Instance Name>\_wrapper/<Instance Name>.ucf during builds.

**Figure 1-23** shows the output directory structure of the selected memory controller (MC) design from the MIG tool. In the <component name> directory, three folders are created:

- docs
- example\_design
- user\_design




Figure 1-23: Directory Structure

## Directory and File Contents

The 7 series FPGAs core directories and their associated files are listed in this section.

### **<component name>/docs**

The docs folder contains the PDF documentation.

### **<component name>/example\_design/**

The example\_design folder contains four folders, namely, par, rtl, sim and synth.

#### **example\_design/rtl**

This directory contains the example design ([Table 1-1](#)).

**Table 1-1: Modules in example\_design/rtl Directory**

Name	Description
example_top.v/vhd	This top-level module serves as an example for connecting the user design to the 7 series FPGAs memory interface core.

#### **example\_design/rtl/traffic\_gen**

This directory contains the traffic generator that provides the stimulus to the 7 series FPGAs memory controller ([Table 1-2](#)).

**Table 1-2: Modules in example\_design/rtl/traffic\_gen Directory**

Name	Description
memc_traffic_gen.v/vhd	This is the top level of the traffic generator.
cmd_gen.v/vhd	This is the command generator. This module provides independent control of generating the types of commands, addresses, and burst lengths.
cmd_prbs_gen.v/vhd	This is a pseudo-random binary sequence (PRBS) generator for generating PRBS commands, addresses, and burst lengths.
memc_flow_vcontrol.v/vhd	This module generates flow control logic between the memory controller core and the cmd_gen, read_data_path, and write_data_path modules.
read_data_path.v/vhd	This is the top level for the read datapath.
read_posted_fifo.v/vhd	This module stores the read command that is sent to the memory controller, and its FIFO output is used to generate expect data for read data comparisons.
rd_data_gen.v/vhd	This module generates timing control for reads and ready signals to mcb_flow_control.v/vhd.
write_data_path.v/vhd	This is the top level for the write datapath.
wr_data_g.v/vhd	This module generates timing control for writes and ready signals to mcb_flow_control.v/vhd.
s7ven_data_gen.v/vhd	This module generates different data patterns.
a_fifo.v/vhd	This is a synchronous FIFO using LUT RAMs.

**Table 1-2: Modules in example\_design/rtl/traffic\_gen Directory (Cont'd)**

Name	Description
data_prbs_gen.v/vhd	This is a 32-bit linear feedback shift register (LFSR) for generating PRBS data patterns.
init_mem_pattern_ctrl.v/vhd	This module generates flow control logic for the traffic generator.
traffic_gen_top.v/vhd	This module is the top level of the traffic generator and comprises the memc_traffic_gen and init_mem_pattern_ctrl modules.

**<component name>/example\_design/par**

**Table 1-3** lists the modules in the example\_design/par directory.

**Table 1-3: Modules in example\_design/par Directory**

Name	Description
example_top.ucf	This is the UCF for the core and the example design.
create_ise.bat	Double-clicking this file creates an ISE tools project that contains the recommended build options for the design. Double-clicking the ISE tools project file opens up the ISE software in GUI mode with all the project settings.
ise_flow.bat	This script file runs the design through synthesis, build, map, and par. This file sets all the required options and should be referred to for the recommended build options for the design.

**Caution!** The ise\_flow.bat file in the par folder of the <component name> directory contains the recommended build options for the design. Failure to follow the recommended build options could produce unexpected results.

**<component name>/example\_design/sim**

**Table 1-4** lists the modules in the example\_design/sim directory.

**Table 1-4: Modules in example\_design/sim Directory**

Name	Description
ddr3_model.v	This is the DDR3 SDRAM memory models.
ddr3_model_parameters.vh	This file contains the DDR3 SDRAM memory model parameter setting.
sim.do	This SDC file has design constraints for the Synplify Pro synthesis tool.
sim_tb_top.v/vhd	This is the simulation top file.

**<component name>/user\_design**

The user\_design folder contains two folders, namely, rtl, ucf and the user top level module <component\_name>.v/vhd. This top-level module serves as an example for connecting the user design to the 7 series FPGA memory interface core.

**`user_design/rtl/clocking`**

This directory contains the user design ([Table 1-5](#)).

*Table 1-5: Modules in `user_design/rtl/clocking` Directory*

Name	Description
<code>clk_ibuf.v/vhd</code>	This module instantiates the input clock buffer.
<code>iodelay_ctrl.v/vhd</code>	This module instantiates IDELAYCNTRL primitives needed for IDELAY use.
<code>infrastructure.v/vhd</code>	This module helps in clock generation and distribution, and reset synchronization.

**`user_design/rtl/controller`**

This directory contains the memory controller that is instantiated in the example design ([Table 1-6](#)).

*Table 1-6: Modules in `user_design/rtl/controller` Directory*

Name	Description
<code>arb_mux.v/vhd</code>	This is the top-level module of arbitration logic.
<code>arb_row_col.v/vhd</code>	This block receives requests to send row and column commands from the bank machines and selects one request, if any, for each state.
<code>arb_select.v/vhd</code>	This module selects a row and column command from the request information provided by the bank machines.
<code>bank_cntrl.v/vhd</code>	This structural block instantiates the three subblocks that comprise the bank machine.
<code>bank_common.v/vhd</code>	This module computes various items that cross all of the bank machines.
<code>bank_compare.v/vhd</code>	This module stores the request for a bank machine.
<code>bank_mach.v/vhd</code>	This is the top-level bank machine block.
<code>bank_queue.v/vhd</code>	This is the bank machine queue controller.
<code>bank_state.v/vhd</code>	This is the primary bank state machine.
<code>col_mach.v/vhd</code>	This module manages the DQ bus.
<code>mc.v/vhd</code>	This is the top-level module of the memory controller.
<code>mem_intf.v/vhd</code>	This top-level memory interface block instantiates the controller and the PHY.
<code>rank_cntrl.v/vhd</code>	This module manages various rank-level timing parameters.
<code>rank_common.v/vhd</code>	This module contains logic common to all rank machines. It contains a clock prescaler and arbiters for refresh and periodic read.
<code>rank_mach.v/vhd</code>	This is the top-level rank machine structural block.
<code>round_robin_arb.v/vhd</code>	This is a simple round-robin arbiter.

**`user_design/rtl/ip_top`**

This directory contains the user design ([Table 1-7](#)).

***Table 1-7: Modules in user\_design/rtl/ip\_top Directory***

Name	Description
mem_intf.v/vhd	This is the top-level memory interface block that instantiates the controller and the PHY.
memc_ui_top.v/vhd	This is the top-level memory controller module.

**`user_design/rtl/phy`**

This directory contains the 7 series FPGA memory interface PHY implementation ([Table 1-8](#)).

***Table 1-8: Modules in user\_design/rtl/phy Directory***

Name	Description
circ_buffer.v/vhd	This is the circular buffer for synchronizing signals between clock domains.
phy_ck_iob.v/vhd	This module provides clock forwarding to memory and pad loopback into the FPGA.
phy_clock_io.v/vhd	This is the top-level module for CK/CK# clock forwarding to memory and feedback into the FPGA.
phy_control_io.v/vhd	This module instantiates IOBs for output-only control and address signals to the SDRAM.
phy_data_io.v/vhd	This is the top-level module for all data-related (DQ, DQS, DM) IOB logic.
phy_dly_ctrl.v/vhd	This module provides centralized control for all IDELAY elements in interface IDELAYs.
phy_dm_iob.v/vhd	This module places the data mask signals into the IOBs.
phy_dq_iob.v/vhd	This module instantiates I/O-related logic for DQ.
phy_dqs_iob.v/vhd	This module instantiates I/O-related logic for DQS.
phy_init.v/vhd	This module provides memory initialization and overall master state control during initialization and calibration.
phy_pd.v/vhd	This module provides phase detector calibration.
phy_pd_top.v/vhd	This is the top-level module of the phase detector.
phy_rdcclk_gen.v/vhd	This module generates and distributes the capture clock.
phy_rdctrl_sync.v/vhd	This module synchronizes the read control signal from MC/PHY rdlvl logic to read capture logic.
phy_rddata_sync.v/vhd	This module synchronizes captured read data to the core clock domain.
phy_rdlvl.v/vhd	This module provides read-leveling calibration logic.
phy_read.v/vhd	This is the top-level module for the PHY read logic.
phy_top.v/vhd	This is the top-level module for the memory PHY interface.

**Table 1-8: Modules in user\_design/rtl/phy Directory (Cont'd)**

Name	Description
phy_write.v/vhd	This module delays various write control signals based on user-specific timing parameters (for example, CAS write latency).
phy_wrlvl.v/vhd	This module provides calibration for write leveling.
rd_bitslip.v/vhd	This module shifts data captured by the ISERDES in bit time increments to provide aligned data across all DQS groups.

**user\_design/rtl/ui**

This directory contains the user interface code that mediates between the native interface of the memory controller and user applications ([Table 1-9](#)).

**Table 1-9: Modules In user\_design/rtl/ui Directory**

Name	Description
ui_cmd.v/vhd	This is the user interface command port.
ui_rd_data.v/vhd	This is the user interface read buffer. It reorders read data returned from the memory controller back to the request order.
ui_wr_data.v/vhd	This is the user interface write buffer.
ui_top.v/vhd	This is the top level of the memory controller user interface.

**<component\_name>/user\_design/ucf**

[Table 1-10](#) lists the modules in the user\_design/ucf directory.

**Table 1-10: Modules in user\_design/ucf Directory**

Name	Description
<component_name>.ucf	This is the UCF for the core and the user design.

## Verify Pin Changes and Update Design

This feature verifies the input UCF for bank selections, byte selections, and pin allocation. It also generates errors and warnings in a separate dialog when the user clicks on the **Validate** button on the page. This feature is useful to verify the UCF for any pinout changes made after the design is generated from the MIG tool. The user must load the MIG generated .prj file, the original .prj file without any modifications, and the UCF that needs to be verified. In the CORE Generator tool, the recustomization option should be selected to reload the project. The design is allowed to generate only when the MIG DRC is met. Ignore warnings about validating the pinout, which is the intent. Just validating the UCF is not sufficient; it is mandatory to proceed with design generation to get the UCF with updated clock and phaser related constraints and RTL top-level module for various updated Map parameters.

Here are the rules verified from the input UCF:

- If a pin is allocated to more than one signal, the tool reports an error. Further verification is not done if the UCF does not adhere to the uniqueness property.
- Verified common rules:

- The interface can span across a maximum of three consecutive banks.
- Interface banks should reside in the same column of the FPGA.
- Interface banks should be either High Performance (HP) or High Range (HR). HP banks are used for the high frequencies.
- The chosen interface banks should have the same SLR region if the chosen device is of Stacked Silicon Interconnect Technology (SSIT).
- VREF I/Os should be used as GPIOs when an internal VREF is used or if there are no inout and input ports in a bank.
- The I/O standard of each signal is verified as per the configuration chosen.
- The VCCAUX I/O of each signal is verified and provides a warning message if the provided VCCAUX I/O is not valid.
- Verified data pin rules:
  - Pins related to one strobe set should reside in the same byte group.
  - The strobe pair (DQS) should be allocated to the DQS CC I/O pair.
  - An FPGA byte lane should not contain pins related to two different strobe sets.
  - VREF I/O can be used only when the internal VREF is chosen.
- Verified address pin rules:
  - Address signals cannot mix with data bytes except for the ddr3\_oe, ddr3\_cas\_n, and ddr3\_reset\_n signals.
  - It can use any number of isolated byte lanes
  - The ddr3\_cas\_n and ddr3\_oe signals should reside in the same bank, where at least one byte lane is used for address allocation or the bank contains an empty byte lane.
- Verified system pin rules:
  - System clock:
    - These pins should be allocated to either SR/MR CC I/O pair.
    - These pins must be allocated in the Memory banks column.
    - If the selected system clock type is single-ended, need to check whether the reference voltage pins are unallocated in the bank or internal VREF is used
  - Reference clock:
    - These pins should be allocated to either SR/MR CC I/O pair.
    - If the selected system clock type is single-ended, need to check whether the reference voltage pins are unallocated in the bank or internal VREF is used.
  - Status signals:
    - The sys\_rst signal should be allocated in the bank where the VREF I/O is unallocated or internal VREF is used.
    - These signals should be allocated in the non-memory banks because the I/O standard is not compatible. The I/O standard type should be LVCMOS with at least 1.8V.
    - These signals can be allocated in any of the columns (there is no hard requirement because these signals should reside in a memory column); however, it is better to allocate closer to the chosen memory banks.

## Quick Start Example Design

### Overview

After the core is successfully generated, the example design HDL can be processed through the Xilinx implementation toolset.


### Implementing the Example Design

The `ise_flow.bat` script file runs the design through synthesis, translate, map, and par, and sets all the required options. See this file for the recommended build options for the design.

### Simulating the Example Design (for Designs with the Standard User Interface)

The MIG tool provides a synthesizable test bench to generate various traffic data patterns to the memory controller (MC). This test bench consists of a `memc_ui_top` wrapper, a `traffic_generator` that generates traffic patterns through the user interface to a `ui_top` core, and an infrastructure core that provides clock resources to the `memc_ui_top` core. A block diagram of the example design test bench is shown in [Figure 1-24](#).

Ddr3\_sim\_tb\_Top



UG586\_c1\_41\_102110

*Figure 1-24: Synthesizable Example Design Block Diagram*

Figure 1-25 shows the simulation result of a simple read and write transaction between the tb\_top and memc\_intfc modules.




Figure 1-25: User Interface Read and Write Cycle

### Traffic Generator Operation

The traffic generator module contained within the synthesizable test bench can be parameterized to create various stimulus patterns for the memory design. It can produce repetitive test patterns for verifying design integrity as well as pseudo-random data streams that model real-world traffic.

The user can define the address range through the BEGIN\_ADDRESS and END\_ADDRESS parameters. The Init Memory Pattern Control block directs the traffic generator to step sequentially through all the addresses in the address space, writing the appropriate data value to each location in the memory device as determined by the selected data pattern. By default, the test bench uses the address as the data pattern, but the data pattern in this example design can be modified using vio\_data\_mode signals that can be modified within the ChipScope analyzer.

When the memory has been initialized, the traffic generator begins stimulating the user interface port to create traffic to and from the memory device. By default, the traffic generator sends pseudo-random commands to the port, meaning that the instruction sequences (R/W, R, W, etc.) and addresses are determined by PRBS generator logic in the traffic generator module.

The read data returning from the memory device is accessed by the traffic generator through the user interface read data port and compared against internally generated “expect” data. If an error is detected (that is, there is a mismatch between the read data and expected data), an error signal is asserted and the readback address, readback data, and expect data are latched into the error\_status outputs.

## Modifying the Example Design

The provided example\_top design comprises traffic generator modules and can be modified to tailor different command and data patterns. A few high-level parameters can be modified in the `example_top.v/vhd` module. [Table 1-11](#) describes these parameters.

**Table 1-11: Traffic Generator Parameters Set in the example\_top Module**

Parameter	Parameter Description	Parameter Value
FAMILY	Indicates the family type.	The value of this parameter is "VIRTEX7".
MEMORY_TYPE	Indicate the memory controller type.	Current support is DDR3 SDRAM.
nCK_PER_CLK	This is the memory controller clock to DRAM clock ratio.	This must be set to 4.
NUM_DQ_PINS	The is the total memory DQ bus width.	This parameter supports DQ widths from 8 to a maximum of 144 in increments of 8. The available maximum DQ width is frequency dependent on the selected memory device.
MEM_BURST_LEN	This is the memory data burst length.	This must be set to 8.
MEM_COL_WIDTH	This is the number of memory column address bits.	This option is based on the selected memory device.
DATA_WIDTH	This is the user interface data bus width.	For nCK_PER_CLK = 4, DATA_WIDTH = NUM_DQ_PINS * 8.
ADDR_WIDTH	This is the memory address bus width. It is equal to RANK_WIDTH + BANK_WIDTH + ROW_WIDTH + COL_WIDTH.	
MASK_SIZE	This parameter specifies the mask width in the user interface data bus.	
PORT_MODE	Sets the port mode.	Valid setting for this parameter is: BI_MODE: Generate a WRITE data pattern and monitor the READ data for comparison.
BEGIN_ADDRESS	Sets the memory start address boundary.	This parameter defines the start boundary for the port address space. The least-significant bits [3:0] of this value are ignored.
END_ADDRESS	Sets the memory end address boundary.	This parameter defines the end boundary for the port address space. The least-significant bits [3:0] of this value are ignored.
PRBS_EADDR_MASK_POS	Sets the 32-bit AND MASK position.	This parameter is used with the PRBS address generator to shift random addresses down into the port address space. The END_ADDRESS value is ANDed with the PRBS address for bit positions that have a "1" in this mask.

Table 1-11: Traffic Generator Parameters Set in the example\_top Module (*Cont'd*)

Parameter	Parameter Description	Parameter Value
CMD_PATTERN	This parameter sets the command pattern circuits to be generated. For a larger device, the CMD_PATTERN can be set to "CGEN_ALL". This parameter enables all supported command pattern circuits to be generated. However, it is sometimes necessary to limit a specific command pattern because of limited resources in a smaller device.	<p>Valid settings for this signal are:</p> <ul style="list-style-type: none"> <li>• CGEN_FIXED: The address, burst length, and instruction are taken directly from the fixed_addr_i, fixed_bl_i, and fixed_instr_i inputs.</li> <li>• CGEN_SEQUENTIAL: The address is incremented sequentially, and the increment is determined by the data port size.</li> <li>• CGEN_PRBS: A 32-stage linear feedback shift register (LFSR) generates pseudo-random addresses, burst lengths, and instruction sequences. The seed can be set from the 32-bit cmd_seed input.</li> <li>• CGEN_ALL (default): This option turns on all of the options above and allows addr_mode_i, instr_mode_i, and bl_mode_i to select the type of generation during run time.</li> </ul>

Table 1-11: Traffic Generator Parameters Set in the example\_top Module (Cont'd)

Parameter	Parameter Description	Parameter Value
DATA_PATTERN	This parameter sets the data pattern circuits to be generated through rtl logic. For larger devices, the DATA_PATTERN can be set to "DGEN_ALL", enabling all supported data pattern circuits to be generated. In hardware, the data pattern is selected and/or changed using vio_data_value_mode. The pattern can only be changed when DATA_PATTERN is set to DGEN_ALL.	<p>Valid settings for this parameter are:</p> <ul style="list-style-type: none"> <li>• ADDR (default): The address is used as a data pattern.</li> <li>• HAMMER: All 1s are on the DQ pins during the rising edge of DQS, and all 0s are on the DQ pins during the falling edge of DQS.</li> <li>• WALKING1: Walking 1s are on the DQ pins and the starting position of 1 depends on the address value.</li> <li>• WALKING0: Walking 0s are on the DQ pins and the starting position of 0 depends on the address value.</li> <li>• NEIGHBOR: The Hammer pattern is on all DQ pins except one. The address determines the exception pin location.</li> <li>• PRBS: A 32-stage LFSR generates random data and is seeded by the starting address.</li> <li>• DGEN_ALL: This option turns on all available options:           <ul style="list-style-type: none"> <li>0x1: FIXED - 32 bits of fixed_data.</li> <li>0x2: ADDRESS - 32 bits address as data.</li> <li>0x3: HAMMER</li> <li>0x4: SIMPLE8 - Simple 8 data pattern that repeats every 8 words.</li> <li>0x5: WALKING1s - Walking 1s are on the DQ pins.</li> <li>0x6: WALKING0s - Walking 0s are on the DQ pins.</li> <li>0x7: PRBS - A 32-stage LFSR generates random data.</li> <li>0x9: SLOW HAMMER - This is the slow MHz hammer data pattern.</li> <li>0xF: PHY_CALIB pattern - 0xFF, 00, AA, 55, 55, AA, 99, 66. This mode only generates READ commands at address zero.</li> </ul> </li> </ul>
CMDS_GAP_DELAY	This parameter allows pause delay between each user burst command.	Valid values: 0 to 32.
SEL_VICTIM_LINE	Select a victim DQ line whose state is always at logic High.	<p>This parameter only applies to the Hammer pattern. Valid settings for this parameter are 0 to NUM_DQ_PINS.</p> <p>When value = NUM_DQ_PINS, all DQ pins have the same Hammer pattern.</p>
EYE_TEST	Force the traffic generator to only generate writes to a single location, and no read transactions are generated.	<p>Valid settings for this parameter are "TRUE" and "FALSE".</p> <p>When set to "TRUE", any settings in vio_instr_mode_value are overridden.</p>

**Note:** The traffic generator might support more options than are available in the 7 series memory controller. The settings must match supported values in the memory controller.

The command patterns instr\_mode\_i, addr\_mode\_i, bl\_mode\_i, and data\_mode\_i of the traffic\_gen module can each be set independently. The provided init\_mem\_pattern\_ctrl module has interface signals that allow the user to modify the command pattern in real time using the ChipScope analyzer virtual I/O (VIO).

This is the varying command pattern:

1. Set vio\_modify\_enable to 1.
2. Set vio\_addr\_mode\_value to:
  - 1: Fixed\_address.
  - 2: PRBS address.
  - 3: Sequential address.
3. Set vio\_bl\_mode\_value to:
  - 1: Fixed bl.
  - 2: PRBS bl. If bl\_mode value is set to 2, the addr\_mode value is forced to 2 to generate the PRBS address.
4. Set vio\_data\_mode\_value to:
  - 0: Reserved.
    - 1: FIXED data mode. Data comes from the fixed\_data\_i input bus.
    - 2: DGEN\_ADDR (default). The address is used as the data pattern.
    - 3: DGEN\_HAMMER. All 1s are on the DQ pins during the rising edge of DQS, and all 0s are on the DQ pins during the falling edge of DQS.
    - 4: DGEN\_NEIGHBOR. All 1s are on the DQ pins during the rising edge of DQS except one pin. The address determines the exception pin location.
    - 5: DGEN\_WALKING1. Walking 1s are on the DQ pins. The starting position of 1 depends on the address value.
    - 6: DGEN\_WALKING0. Walking 0s are on the DQ pins. The starting position of 0 depends on the address value.
    - 7: DGEN\_PRBS. A 32-stage LFSR generates random data and is seeded by the starting address.

## Modifying Port Address Space

The address space for a port can be modified by changing the BEGIN\_ADDRESS and END\_ADDRESS parameters found in the top-level test bench file. These two values must be set to align to the port data width. The two additional parameters, PRBS\_SADDR\_MASK\_POS and PRBS\_EADDR\_MASK\_POS, are used in the default PRBS address mode to ensure that out-of-range addresses are not sent to the port.

PRBS\_SADDR\_MASK\_POS creates an OR mask that shifts PRBS-generated addresses with values below BEGIN\_ADDRESS up into the valid address space of the port.

PRBS\_SADDR\_MASK\_POS should be set to a 32-bit value equal to the BEGIN\_ADDRESS parameter. PRBS\_EADDR\_MASK\_POS creates an AND mask that shifts PRBS-generated addresses with values above END\_ADDRESS down into the valid address space of the port. PRBS\_EADDR\_MASK\_POS should be set to a 32-bit value, where all bits above the most-significant address bit of END\_ADDRESS are set to 1 and all remaining bits are set to 0. [Table 1-12](#) shows some examples of setting the two mask parameters.

*Table 1-12: Example Settings for Address Space and PRBS Masks*

SADDR	EADDR	PRBS_SADDR_MASK_POS	PRBS_EADDR_MASK_POS
0x1000	0xFFFF	0x00001000	0xFFFFF0000
0x2000	0xFFFF	0x00002000	0xFFFFF0000
0x3000	0xFFFF	0x00003000	0xFFFFF0000
0x4000	0xFFFF	0x00004000	0xFFFFF0000
0x5000	0xFFFF	0x00005000	0xFFFFF0000
0x2000	0x1FFF	0x00002000	0xFFFFE000
0x2000	0x2FFF	0x00002000	0xFFFFD000
0x2000	0x3FFF	0x00002000	0xFFFFC000
0x2000	0x4FFF	0x00002000	0xFFFF8000
0x2000	0x5FFF	0x00002000	0xFFFF8000
0x2000	0x6FFF	0x00002000	0xFFFF8000
0x2000	0x7FFF	0x00002000	0xFFFF8000
0x2000	0x8FFF	0x00002000	0xFFFF0000
0x2000	0x9FFF	0x00002000	0xFFFF0000
0x2000	0xAFFF	0x00002000	0xFFFF0000
0x2000	0xBFFF	0x00002000	0xFFFF0000
0x2000	0xCFFF	0x00002000	0xFFFF0000
0x2000	0xDFFF	0x00002000	0xFFFF0000
0x2000	0xEFFF	0x00002000	0xFFFF0000
0x2000	0xFFFF	0x00002000	0xFFFF0000

## Traffic Generator Signal Description

Traffic generator signals are described in [Table 1-13](#).

**Table 1-13: Traffic Generator Signal Descriptions**

Signal Name	Direction	Description
clk_i	Input	This signal is the clock input.
memc_init_done	Input	This is the input status signal from the memory controller to indicate that it is ready accept traffic.
manual_clear_error	Input	Input signal to clear error flag.
memc_cmd_addr_o[31:0]	Output	Start address for current transaction.
memc_cmd_en_o	Output	This active-High signal is the write-enable signal for the Command FIFO.
memc_cmd_full_i	Input	This connects to inversion of app_rdy of memory controller. When this input signal is asserted, TG continues to assert the memc_cmd_en_o, memc_cmd_addr_o value and memc_cmd_instr until the memc_cmd_full_i is deasserted.
memc_cmd_instr[2:0]	Output	Command code for current instruction. Command Write: 3'b000 Command Read: 3'b001
memc_rd_data_i[DWIDTH-1:0]	Input	Read data value returning from memory.
memc_rd_empty_i	Input	This active-High signal is the empty flag for the Read Data FIFO in memory controller. It indicates there is no valid data in the FIFO.
memc_rd_en_o	Output	This signal is only used in MCB-like interface.
memc_wr_data_o[DWIDTH-1:0]	Output	Write data value to be loaded into Write Data FIFO in memory controller.
memc_wr_en_o	Output	This active-High signal is the write enable for the Write Data FIFO. It indicates that the value on memc_wr_data is valid.
memc_wr_full_i	Input	This active-High signal is the full flag for the Write Data FIFO from memory controller. When this signal is High, TG holds the write data value and keeps assertion of memc_wr_en until the memc_wr_full_i goes Low.
vio_modify_enable	Input	Allow vio_xxxx_mode_value to alter traffic pattern.

Table 1-13: Traffic Generator Signal Descriptions (Cont'd)

Signal Name	Direction	Description
vio_data_mode_value[3:0]	Input	<p>Valid settings for this signal are:</p> <ul style="list-style-type: none"> <li>• 0x0: Reserved.</li> <li>• 0x1: FIXED - 32 bits of fixed_data as defined through fixed_data_i inputs.</li> <li>• 0x2: ADDRESS - 32 bits address as data.</li> <li>• 0x3: HAMMER - All 1s are on DQ pins during the rising edge of DQS, and all 0s are on the DQ pins during the falling edge of DQS, except the VICTIM line as defined in the parameter "SEL_VICTIM_LINE". This option is only valid if parameter DATA_PATTERN = "DGEN_HAMMER" or "DGEN_ALL".</li> <li>• 0x4: SIMPLE8 - Simple 8 data pattern that repeats every 8 words. The patterns can be defined by the "simple_datax" inputs.</li> <li>• 0x5: WALKING1s - Walking 1s are on the DQ pins. The starting position of 1 depends on the address value. This option is only valid if the parameter DATA_PATTERN = "DGEN_WALKING" or "DGEN_ALL".</li> <li>• 0x6: WALKING0s - Walking 0s are on the DQ pins. The starting position of 0 depends on the address value. This option is only valid if the parameter DATA_PATTERN = "DGEN_WALKING0" or "DGEN_ALL".</li> <li>• 0x7: PRBS - A 32-stage LFSR generates random data and is seeded by the starting address. This option is only valid if the parameter DATA_PATTERN = "DGEN_PRBS" or "DGEN_ALL".</li> <li>• 0x9: SLOW HAMMER - This is the slow MHz hammer data pattern.</li> <li>• 0xF: PHY_CALIB pattern - 0xFF, 00, AA, 55, 55, AA, 99, 66. This mode only generates READ commands at address zero. This is only valid in the Virtex®-7 family.</li> </ul>
vio_addr_mode_value[2:0]	Input	<p>Valid settings for this signal are:</p> <ul style="list-style-type: none"> <li>• 0x1: FIXED address mode. The address comes from the fixed_addr_i input bus.</li> <li>• 0x2: PRBS address mode (Default). The address is generated from the internal 32-bit LFSR circuit. The seed can be changed through the cmd_seed input bus.</li> <li>• 0x3: SEQUENTIAL address mode. The address is generated from the internal address counter. The increment is determined by the user interface port width.</li> </ul>
vio_instr_mode_value[3:0]	Input	<p>Valid settings for this signal are:</p> <ul style="list-style-type: none"> <li>• 0x1: Command type (read/write) as defined by fixed_instr_i.</li> <li>• 0x2: Random read/write commands.</li> <li>• 0xE: Write only at address zero.</li> <li>• 0xF: Read only at address zero.</li> </ul>
vio_bl_mode_value[3:0]	Input	<p>Valid settings for this signal are:</p> <ul style="list-style-type: none"> <li>• 0x1: Fixed burst length as defined in the fixed_bl_i inputs.</li> <li>• 0x2: The user burst length is generated from the internal PRBS generator. Each burst value defines the number of back-to-back commands that are generated.</li> </ul>

Table 1-13: Traffic Generator Signal Descriptions (Cont'd)

Signal Name	Direction	Description
cmp_data[DWIDTH - 1:0]	Output	Expected data to be compared with read back data from memory.
cmp_data_valid	Output	Compare data valid signal.
cmp_error	Output	This compare error flag asserts whenever cmp_data is not the same as the readback data from memory.
error	Output	This signal is asserted when the readback data is not equal to the expected value.
error_status[n:0]	Output	This signal latches these values when the error signal is asserted: <ul style="list-style-type: none"> <li>• [31:0]: Read start address</li> <li>• [37:32]: Read burst length</li> <li>• [39:38]: Reserved</li> <li>• [40]: mcb_cmd_full</li> <li>• [41]: mcb_wr_full</li> <li>• [42]: mcb_rd_empty</li> <li>• [64 + (DWIDTH - 1):64]: expected_cmp_data</li> <li>• [64 + (2*DWIDTH - 1):64 + DWIDTH]: read_data</li> </ul>
simple_data0[31:0]	Input	User-defined simple data 0 for simple 8 repeat data pattern.
simple_data1[31:0]	Input	User-defined simple data 1 for simple 8 repeat data pattern.
simple_data2[31:0]	Input	User-defined simple data 2 for simple 8 repeat data pattern.
simple_data3[31:0]	Input	User-defined simple data 3 for simple 8 repeat data pattern.
simple_data4[31:0]	Input	User-defined simple data 4 for simple 8 repeat data pattern.
simple_data5[31:0]	Input	User-defined simple data 5 for simple 8 repeat data pattern.
simple_data6[31:0]	Input	User-defined simple data 6 for simple 8 repeat data pattern.
simple_data7[31:0]	Input	User-defined simple data 7 for simple 8 repeat data pattern.
fixed_data_i[31:0]	Input	User-defined fixed data pattern.
fixed_instr_i[2:0]	Input	User-defined fixed command pattern. 000: Write command 001: Read command
fixed_bl_i[5:0]	Input	User-defined fixed burst length. Each burst value defines the number of back to back commands that are generated.

## Memory Initialization and Traffic Test Flow

After power up, the Init Memory Control block directs the traffic generator to initialize the memory with the selected data pattern through the memory initialization procedure.

### Memory Initialization

1. The data\_mode\_i input is set to select the data pattern (for example, data\_mode\_i[3:0] = 0010 for the address as the data pattern).
2. The start\_addr\_i input is set to define the lower address boundary.
3. The end\_addr\_i input is set to define the upper address boundary.

4. bl\_mode\_i is set to 01 to get the burst length from the fixed\_bl\_i input.
5. The fixed\_bl\_i input is set to either 16 or 32.
6. instr\_mode\_i is set to 0001 to get the instruction from the fixed\_instr\_i input.
7. The fixed\_instr\_i input is set to the "WR" command value of the memory device.
8. addr\_mode\_i is set to 11 for the sequential address mode to fill up the memory space.
9. mode\_load\_i is asserted for one clock cycle.

When the memory space is initialized with the selected data pattern, the Init Memory Control block instructs the traffic generator to begin running traffic through the traffic test flow procedure (by default, the addr\_mode\_i, instr\_mode\_i, and bl\_mode\_i inputs are set to select PRBS mode).

### Traffic Test Flow

1. The addr\_mode\_i input is set to the desired mode (PRBS is the default).
2. The cmd\_seed\_i and data\_seed\_i input values are set for the internal PRBS generator. This step is not required for other patterns.
3. The instr\_mode\_i input is set to the desired mode (PRBS is the default).
4. The bl\_mode\_i input is set to the desired mode (PRBS is the default).
5. The data\_mode\_i input should have the same value as in the memory pattern initialization stage detailed in [Memory Initialization](#).
6. The run\_traffic\_i input is asserted to start running traffic.
7. If an error occurs during testing (for example, the read data does not match the expected data), the error bit is set until reset is applied.
8. Upon receiving an error, the error\_status bus latches the values defined in [Table 1-13, page 46](#).

With some modifications, the example design can be changed to allow addr\_mode\_i, instr\_mode\_i, and bl\_mode\_i to be changed dynamically when run\_traffic\_i is deasserted. However, after changing the setting, the memory initialization steps need to be repeated to ensure that the proper pattern is loaded into the memory space.


#### Note:

- When the chip select option is disabled, the simulation test bench always ties the memory model chip select bit(s) to zero for proper operation.
- When the data mask option is disabled, the simulation test bench always ties the memory model data mask bit(s) to zero for proper operation.

### Simulating the Example Design (for Designs with the AXI4 Interface)


The MIG tool provides a synthesizable AXI4 test bench to generate various traffic patterns to the memory controller. This test bench consists of a memc\_ui\_top wrapper, a traffic\_generator that generates traffic patterns through the user interface to a ui\_top core, and an infrastructure core that provides clock resources to the memc\_ui\_top core.

[Figure 1-26](#) shows a block diagram of the example design test bench.



**Figure 1-26: Synthesizable Example Design Block for AXI4 Interface**

Figure 1-27 shows the simple write transaction being performed on the AXI4 interface. This transaction consists of a command phase, a data phase, and a response phase. This follows the standard AXI4 protocol.



**Figure 1-27: AXI4 Interface Write Cycle**

Figure 1-28 shows a simple read transaction being performed on the AXI4 interface. This transaction consists of a command phase and data phase. This follows the standard AXI4 protocol.




Figure 1-28: AXI4 Interface Read Cycle

The example design generated when the AXI4 interface is selected as the user interface is different compared to the standard traffic generator user interface. The intent of this synthesizable test bench is to verify the basic AXI4 transactions as well as the memory controller transactions. However, this test bench does not verify all memory controller features and is aimed at verifying the AXI4 SHIM features. [Table 1-14](#) shows the signals of interest during verification of the AXI4 test bench. These signals can be found in the example\_top module.

Table 1-14: Signals of Interest During Simulation for the AXI4 Test Bench

Signal	Description
test_cmptd	When asserted, this signal indicates that the current round of tests with random reads and writes is completed. This signal is deasserted when a new test starts.
write_cmptd	This signal is asserted for one clock indicating that the current write transaction is completed.
cmd_err	When asserted, this signal indicates that the command phase of the AXI4 transaction (read or write) has an error.
write_err	When asserted, this signal indicates that the write transaction to memory resulted in an error.
dbg_wr_sts_vld	When asserted, this signal indicates a valid status for the write transaction on the dbg_wr_sts bus. This signal is asserted even if the write transaction does not complete.
dbg_wr_sts	This signal has the status of the write transaction. The details of the status are given in <a href="#">Table 1-15</a> .
read_cmptd	This signal is asserted for one clock indicating that the current read transaction is completed.
read_err	When asserted, this signal indicates that the read transaction to the memory resulted in an error.

Table 1-14: Signals of Interest During Simulation for the AXI4 Test Bench

Signal	Description
dbg_rd_sts_vld	When asserted, this signal indicates a valid status for the read transaction on the dbg_rd_sts bus. This signal is asserted even if the read transaction does not complete.
dbg_rd_sts	This signal has the status of the read transaction. The details of the status are given in Table 1-16.

The initialization and the calibration sequence remain the same as that indicated in [Simulating the Example Design \(for Designs with the Standard User Interface\)](#), page 39. The status that is generated for a write transaction can be found in [Figure 1-29](#).





Figure 1-29: Status for the Write Transaction

Table 1-15: Debug Status for the Write Transaction

Bits	Status Description
1:0	Write response received for AXI
5:2	Response ID for the write response
8:6	AXI wrapper write FSM state when timeout (watchdog timer should be enabled) occurs: <ul style="list-style-type: none"> <li>3 'b001: Data write transaction</li> <li>3 'b010: Waiting for acknowledgment for written data</li> <li>3 'b011: Dummy data write transaction</li> <li>3 'b100: Waiting for response from the response channel</li> </ul>
15:9	Reserved
16	Command error occurred during a write transaction.
17	Write error occurred. The write transaction could not be completed.
20:18	Data pattern used for the current transaction: <ul style="list-style-type: none"> <li>000: 5A and A5</li> <li>001: PRBS pattern</li> <li>010: Walking zeros</li> <li>011: Walking ones</li> <li>100: All ones</li> <li>101: All zeros</li> </ul>
31:21	Reserved

The status generated for a read transaction is shown in [Figure 1-30](#).



*Figure 1-30: Status for the Read Transaction*

*Table 1-16: Debug Status for the Read Transaction*

Bits	Status Description
0	Read error response on AXI
1	Incorrect response ID presented by the AXI slave
3:2	AXI wrapper read FSM state when timeout (watchdog timer should be enabled) occurs: <ul style="list-style-type: none"> <li>• 2'b01: Read command transaction</li> <li>• 2'b10: Data read transaction</li> </ul>
15:4	Reserved
16	Command error occurred during read transaction
17	Read error occurred, read transaction could not be completed
18	Data mismatch occurred between the written data and read data
26:19	Pointer value for which the mismatch occurred
29:27	Data pattern used for the current check: <ul style="list-style-type: none"> <li>• 000: 5A and A5</li> <li>• 001: PRBS pattern</li> <li>• 010: Walking zeros</li> <li>• 011: Walking ones</li> <li>• 100: All ones</li> <li>• 101: All zeros</li> </ul>
31:30	Reserved

Calibration and other DDR data read and write transactions are similar to what is described in [Simulating the Example Design \(for Designs with the Standard User Interface\), page 39](#). The AXI4 write and read transactions are started only after the phy\_init\_done signal is asserted.

## Setting Up for Simulation

The Xilinx UniSim library must be mapped into the simulator. The test bench provided with the example design supports these pre-implementation simulations:

- The test bench, along with vendor's memory model used in the example design
- The RTL files of the memory controller and the PHY core, created by the MIG tool

To run the simulation, go to this directory:

```
<project_dir>/<example_design>/sim
```

ModelSim is the only supported simulation tool. The simple test bench can be run using ModelSim by executing the `sim.do` script.

## Getting Started with EDK

EDK provides an alternative package to the RTL created by the MIG tool in the CORE Generator software. The IP catalog in XPS contains the IP core `axi_7series_ddrx` with the same RTL that is provided by the MIG tool. The difference is that the RTL is packaged as an EDK pcore suitable for use in embedded processor based systems. The `axi_7series_ddrx` pcore only provides an AXI4 slave interface to DDR3 SDRAM in Verilog.

The simplest way to get started with the `axi_7series_ddrx` memory controller is to use the base system builder (BSB) wizard in XPS. The BSB guides the user through a series of options to provide an entire embedded project with an optional `axi_7series_ddrx` memory controller. If the memory controller is selected, an already configured, connected, and tested `axi_7series_ddrx` controller is provided for a particular reference board such as the ML605 board. For more information on BSB, see chapter 2 of *EDK Concepts, Tools, and Techniques*. [Ref 5]

When starting with a new project, the `axi_7series_ddrx` IP can be added to the design by dragging the memory controller into the project from the IP catalog. The `axi_7series_ddrx` IP is configured using the same MIG tool used in the CORE Generator software and therefore the GUI flow is as described in [Getting Started with the CORE Generator Software, page 9](#). However, instead of generating the RTL top-level wrappers with the parameters already set, the MIG tool sets the parameters for the RTL in the XPS MHS file and in a MIG `.prj` file. From the parameters in the MHS along with the MIG `.prj` file, the pcore is able to generate the correct constraints and parameter values for itself during the XPS Platform Generator (PlatGen) tool. Because the pcore is only a component in the system, the clock/reset structure must also be configured in XPS and is not automatically generated, as in the RTL in the CORE Generator tool. After the IP is configured and the ports are connected, XPS is used to perform all other aspects of IP management, including generating a bitstream and running simulations. In general, parameters described in this document for the memory controller can be converted to the EDK syntax. This requires all parameters to be upper case and prefixed with "C\_." For more information about EDK and XPS, see *EDK Concepts, Tools, and Techniques* [Ref 5] and the *Embedded System Tools Reference Manual* [Ref 6].

## Simulation Considerations

To simulate a design using `axi_7series_ddrx`, the user must create a test bench that connects a memory model to the `axi_7series_ddrx` I/O signals. This is generally performed by editing the `system_tb.v` / `.vhd` test bench template file created by the Simgen tool in

XPS to add a memory model. Alternatively, users can transfer the simulator compile commands from Simgen into their own custom simulation/test bench environment.

**Note:** axi\_7series\_ddrx does not support structural simulation because it is not a supported flow for the underlying MIG PHYs. Structural simulation is therefore not recommended.

axi\_7series\_ddrx simulation should be performed in the behavioral/functional level. It requires a simulator capable of mixed mode Verilog and VHDL language support.

It might be necessary for the test bench to place weak pull-down resistors on all DQ and DQS signals so that the calibration logic can resolve logic values under simulation. Otherwise, "X" propagation of input data might cause simulation of the calibration logic to fail.

For behavioral simulation, the clk, mem\_refclk, freq\_refclk, and sync\_pulse ports of axi\_7series\_ddrx must be completely phase-aligned.

## Core Architecture

This section describes the architecture of the 7 series FPGAs memory interface solutions core, providing an overview of the core modules and interfaces.

### Overview

The 7 series FPGAs memory interface solutions core is shown in [Figure 1-31](#).




Figure 1-31: 7 Series FPGAs Memory Interface Solution

## User Design

The user design block shown in [Figure 1-31](#) is any FPGA design that requires to be connected to an external DDR3 SDRAM. The user design connects to the memory controller via the user interface. An example user design is provided with the core.

## AXI4 Slave Interface Block

The AXI4 slave interface maps AXI4 transactions to the UI to provide an industry-standard bus protocol interface to the memory controller.

## User Interface Block and User Interface

The UI block presents the UI to the user design block. It provides a simple alternative to the native interface by presenting a flat address space and buffering read and write data.

## Memory Controller and Native Interface

The front end of the memory controller (MC) presents the native interface to the UI block. The native interface allows the user design to submit memory read and write requests and provides the mechanism to move data from the user design to the external memory device, and vice versa. The back end of the memory controller connects to the physical interface and handles all the interface requirements to that module. The memory controller also provides a reordering option that reorders received requests to optimize data throughput and latency.

## PHY and the Physical Interface

The front end of the PHY connects to the memory controller. The back end of the PHY connects to the external memory device. The PHY handles all memory device signal sequencing and timing.

## IDELAYCTRL

An IDELAYCTRL is required in any bank that uses IDELAYs. IDELAYs are associated with the data group (DQ). Any bank/clock region that uses these signals require an IDELAYCTRL.

The MIG tool instantiates one IODELAYCTRL and then uses the IODELAY\_GROUP attribute (see the `iodelay_ctrl.v/.vhdl` module). Based on this attribute, the ISE tool properly replicates IODELAYCTRLs as needed within the design.

The IDELAYCTRL reference frequency should be set to 200 MHz. Based on the IODELAY\_GROUP attribute that is set, the ISE tool replicates the IODELAYCTRLs for each region where the IDELAY blocks exist. When a user creates a multi-controller design on their own, each MIG output has the component instantiated with the primitive. This violates the rules for IODELAYCTRLs and the usage of the IODELAY\_GRP attribute. IODELAYCTRLs need to have only one instantiation of the component with the attribute set properly, and allow the tools to replicate as needed.

## User Interface

The UI is shown in [Table 1-17](#) and connects to an FPGA user design to allow access to an external memory device.

Table 1-17: User Interface

Signal	Direction	Description
app_addr[ADDR_WIDTH – 1:0]	Input	This input indicates the address for the current request.
app_cmd[2:0]	Input	This input selects the command for the current request.
app_en	Input	This is the active-High strobe for the app_addr[], app_cmd[2:0], app_sz, and app_hi_pri inputs.
app_rdy	Output	This output indicates that the UI is ready to accept commands. If the signal is deasserted when app_en is enabled, the current app_cmd and app_addr must be retried until app_rdy is asserted.
app_hi_pri	Input	This active-High input elevates the priority of the current request.
app_rd_data [APP_DATA_WIDTH – 1:0]	Output	This provides the output data from read commands.
app_rd_data_end	Output	This active-High output indicates that the current clock cycle is the last cycle of output data on app_rd_data[].
app_rd_data_valid	Output	This active-High output indicates that app_rd_data[] is valid.
app_sz	Input	This input is reserved and should be tied to 0.
app_wdf_data [APP_DATA_WIDTH – 1:0]	Input	This provides the data for write commands.
app_wdf_end	Input	This active-High input indicates that the current clock cycle is the last cycle of input data on app_wdf_data[].
app_wdf_mask [APP_MASK_WIDTH – 1:0]	Input	This provides the mask for app_wdf_data[].
app_wdf_rdy	Output	This output indicates that the write data FIFO is ready to receive data. Write data is accepted when app_wdf_rdy = 1'b1 and app_wdf_wren = 1'b1.
app_wdf_wren	Input	This is the active-High strobe for app_wdf_data[].
app_correct_en_i	Input	When asserted, this active-High signal corrects single bit data errors. This input is valid only when ECC is enabled in the GUI. In the example design, this signal is always tied to 1.
clk	Input	This UI clock must be a quarter of the DRAM clock.
clk_mem	Input	This is a full-frequency memory clock.

Table 1-17: User Interface (Cont'd)

Signal	Direction	Description
init_calib_complete	Output	PHY asserts init_calib_complete when calibration is finished.
app_ecc_multiple_err[7:0] <sup>(1)</sup>	Output	This signal is applicable when ECC is enabled and is valid along with app_rd_data_valid. The app_ecc_multiple_err[3:0] signal is non-zero if the read data from the external memory has two bit errors per beat of the read burst. The SECDED algorithm does not correct the corresponding read data and puts a non-zero value on this signal to notify the corrupted read data at the UI.
rst	Input	This is the active-High UI reset.

**Notes:**

1. This signal is brought up to the memc\_ui\_top module level only. This signal should only be used when ECC is enabled.

**app\_addr[ADDR\_WIDTH – 1:0]**

This input indicates the address for the request currently being submitted to the UI. The UI aggregates all the address fields of the external SDRAM and presents a flat address space to the user.

**app\_cmd[2:0]**

This input specifies the command for the request currently being submitted to the UI. The available commands are shown in [Table 1-18](#).

Table 1-18: Commands for app\_cmd[2:0]

Operation	app_cmd[2:0] Code
Read	001
Write	000

**app\_en**

This input strobes in a request. The user must apply the desired values to app\_addr[], app\_cmd[2:0], and app\_hi\_pri, and then assert app\_en to submit the request to the UI. This initiates a handshake that the UI acknowledges by asserting app\_rdy.

**app\_hi\_pri**

This input indicates that the current request is a high priority.

**app\_wdf\_data[APP\_DATA\_WIDTH – 1:0]**

This bus provides the data currently being written to the external memory.

**app\_wdf\_end**

This input indicates that the data on the app\_wdf\_data[] bus in the current cycle is the last data for the current request.

**app\_wdf\_mask[APP\_MASK\_WIDTH – 1:0]**

This bus indicates which bits of app\_wdf\_data[] are written to the external memory and which bits remain in their current state.

**app\_wdf\_wren**

This input indicates that the data on the app\_wdf\_data[] bus is valid.

**app\_rdy**

This output indicates to the user whether the request currently being submitted to the UI is accepted. If the UI does not assert this signal after app\_en is asserted, the current request must be retried. The app\_rdy output is not asserted if:

- PHY/Memory initialization is not yet completed
- All the bank machines are occupied (can be viewed as the command buffer being full)
  - A read is requested and the read buffer is full
  - A write is requested and no write buffer pointers are available
- A periodic read is being inserted

**app\_rd\_data[APP\_DATA\_WIDTH – 1:0]**

This output contains the data read from the external memory.

**app\_rd\_data\_end**

This output indicates that the data on the app\_rd\_data[] bus in the current cycle is the last data for the current request.

**app\_rd\_data\_valid**

This output indicates that the data on the app\_rd\_data[] bus is valid.

**app\_wdf\_rdy**

This output indicates that the write data FIFO is ready to receive data. Write data is accepted when both app\_wdf\_rdy ad app\_wdf\_wren are asserted.

**rst**

This is the reset input for the UI.

**clk**

This is the input clock for the UI. It must be a quarter the frequency of the clock going out to the external SDRAM.

### clk\_mem

This is a full-frequency clock provided from the MMCM and should only be used as an input to the OSERDES.

### init\_calib\_complete

PHY asserts init\_calib\_complete when calibration is finished. The application has no need to wait for init\_calib\_complete before sending commands to the memory controller.

## AXI4 Slave Interface Block

The AXI4 slave interface block maps AXI4 transactions to the UI interface to provide an industry-standard bus protocol interface to the memory controller. The AXI4 slave interface is optional in designs provided through the MIG tool. The AXI4 slave interface is required with the axi\_7series\_ddrx memory controller provided in EDK. The RTL is consistent between both tools. For details on the AXI4 signaling protocol, see the ARM AMBA specifications. [\[Ref 3\]](#)

The overall design is composed of separate blocks to handle each AXI channel, which allows for independent read and write transactions. Read and write commands to the UI rely on a simple round-robin arbiter to handle simultaneous requests. The address read/address write modules are responsible for chopping the AXI4 burst/wrap requests into smaller memory size burst lengths of either four or eight, and also conveying the smaller burst lengths to the read/write data modules so they can interact with the user interface.

## AXI4 Slave Interface Parameters

[Table 1-19](#) lists the AXI4 slave interface parameters.

Table 1-19: AXI4 Slave Interface Parameters

Parameter Name	Default Value	Allowable Values	Description
C_S_AXI_ADDR_WIDTH	32	32, 64	This is the width of address read and address write signals. EDK designs are limited to 32.
C_S_AXI_DATA_WIDTH	32	32, 64, 128, 256	This is the width of data signals. The recommended width is 8x the memory data width. The width can be smaller, but not greater than 8x the memory data width.
C_S_AXI_ID_WIDTH	4	1-16	This is the width of ID signals for every channel. This value is automatically computed in EDK designs.
C_S_AXI_SUPPORTS_NARROW_BURST	1	0, 1	This parameter adds logic blocks to support narrow AXI transfers. It is required if any master connected to the memory controller issues narrow bursts. This parameter is automatically set if the AXI data width is smaller than the recommended value.

Table 1-19: AXI4 Slave Interface Parameters

Parameter Name	Default Value	Allowable Values	Description
C_S_AXI_BASEADDR	N/A	Valid address	This parameter specifies the base address for the memory mapped slave interface. Address requests at this address map to rank 1, bank 0, row 0, column 0. The base/high address together define the accessible size of the memory. This accessible size must be a power of 2. Additionally, the base/high address pair must be aligned to a multiple of the accessible size. The minimum accessible size is 4096 bytes.
C_S_AXI_HIGHADDR	N/A	Valid address	This parameter specifies the high address for the memory mapped slave interface. Address requests received above this value wrap back to the base address. The base/high address together define the accessible size of the memory. This accessible size must be a power of 2. Additionally, the base/high address pair must be aligned to a multiple of the accessible size. The minimum accessible size is 4096 bytes.
C_S_AXI_PROTOCOL	AXI4	AXI4	This parameter specifies the AXI protocol.

## AXI4 Slave Interface Signals

Table 1-20 lists the AXI4 slave interface specific signal. Clock/reset to the interface is provided from the memory controller.

Table 1-20: AXI4 Slave Interface Signals

Name	Width	Direction	Active State	Description
clk	1	Input		Input clock to the core.
reset	1	Input	High	Input reset to the core.
s_axi_awid	C_AXI_ID_WIDTH	Input		Write address ID.
s_axi_awaddr	C_AXI_ADDR_WIDTH	Input		Write address.
s_axi_awlen	8	Input		Burst length. The burst length gives the exact number of transfers in a burst.
s_axi_awsize	3	Input		Burst size. This signal indicates the size of each transfer in the burst.
s_axi_awburst	2	Input		Burst type.
s_axi_awlock	1	Input		Lock type. (This is not used in the current implementation.)
s_axi_awcache	4	Input		Cache type. (This is not used in the current implementation.)
s_axi_awprot	3	Input		Protection type. (Not used in the current implementation.)

Table 1-20: AXI4 Slave Interface Signals (*Cont'd*)

Name	Width	Direction	Active State	Description
s_axi_awvalid	1	Input	High	Write address valid. This signal indicates that valid write address and control information are available.
s_axi_awready	1	Output	High	Write address ready. This signal indicates that the slave is ready to accept an address and associated control signals.
s_axi_wdata	C_AXI_DATA_WIDTH	Input		Write data.
s_axi_wstrb	C_AXI_DATA_WIDTH/8	Input		Write strobes.
s_axi_wlast	1	Input	High	Write last. This signal indicates the last transfer in a write burst.
s_axi_wvalid	1	Input	High	Write valid. This signal indicates that write data and strobe are available.
s_axi_wready	1	Output	High	Write ready.
s_axi_bid	C_AXI_ID_WIDTH	Output		Response ID. The identification tag of the write response.
s_axi_bresp	2	Output		Write response. This signal indicates the status of the write response.
s_axi_bvalid	1	Output	High	Write response valid.
s_axi_bready	1	Input	High	Response ready.
s_axi_arid	C_AXI_ID_WIDTH	Input		Read address ID.
s_axi_araddr	C_AXI_ADDR_WIDTH	Input		Read address.
s_axi_arlen	8	Input		Read burst length.
s_axi_arsize	3	Input		Read burst size.
s_axi_arburst	2	Input		Read burst type.
s_axi_arlock	1	Input		Lock type. (This is not used in the current implementation.)
s_axi_arcache	4	Input		Cache type. (This is not used in the current implementation.)
s_axi_arprot	3	Input		Protection type. (This is not used in the current implementation.)
s_axi_arvalid	1	Input	High	Read address valid.
s_axi_arready	1	Output	High	Read address ready.
s_axi_rid	C_AXI_ID_WIDTH	Output		Read ID tag.
s_axi_rdata	C_AXI_DATA_WIDTH	Output		Read data.
s_axi_rrresp	2	Output		Read response.
s_axi_rlast	1	Output		Read last.

**Table 1-20: AXI4 Slave Interface Signals (Cont'd)**

Name	Width	Direction	Active State	Description
s_axi_rvalid	1	Output		Read valid.
s_axi_rready	1	Input		Read ready.

## Arbitration in AXI Shim

The AXI4 protocol calls for independent read and write address channels. The memory controller has one address channel. The following arbitration options are available for arbitrating between the read and write address channels.

### Time Division Multiplexing (TDM)

Equal priority is given to read and write address channels in this mode. The grant to the read and write address channels alternate every clock cycle. The read or write requests from the AXI master has no bearing on the grants.

### Round Robin

Equal priority is given to read and write address channels in this mode. The grant to the read and write channels depends on the requests from AXI master. The grant to the read and write address channels alternate every clock cycle provided there is a corresponding request from the AXI master for the address channel. In a given time slot, if the corresponding address channel does not have a request then the grant is given to the other address channel with the pending request.

### Read Priority

Read address channel is always given priority in this mode. The requests from the write address channel are processed when there are no pending requests from the read address channel.

### Write Priority

Write address channel is always given priority in this mode. The requests from the read address channel are processed when there are no pending requests from the read address channel.

## User Interface Block

The UI block presents the UI to a user design. It provides a simple alternative to the native interface. The UI block:

- Buffers read and write data
- Reorders read return data to match the request order
- Presents a flat address space and translates it to the addressing required by the SDRAM

## Native Interface

The native interface connects to an FPGA user design to allow access to an external memory device.

### Command Request Signals

The native interface provides a set of signals that request a read or write command from the memory controller to the memory device. These signals are summarized in [Table 1-21](#).

**Table 1-21: Native Interface Command Signals**

Signal	Direction	Description
accept	Output	This output indicates that the memory interface accepts the request driven on the last cycle.
bank[2:0]	Input	This input selects the bank for the current request.
bank_mach_next[]	Output	This output is reserved and should be left unconnected.
cmd[2:0]	Input	This input selects the command for the current request.
col[COL_WIDTH – 1:0]	Input	This input selects the column address for the current request.
data_buf_addr[7:0]	Input	This input indicates the data buffer address where the memory controller: <ul style="list-style-type: none"> <li>Locates data while processing write commands.</li> <li>Places data while processing read commands.</li> </ul>
hi_priority	Input	This input is reserved and should be connected to logic 0.
rank[]	Input	This input is reserved and should be connected to logic 0.
row[ROW_WIDTH – 1:0]	Input	This input selects the row address for the current request.
use_addr	Input	The user design strobes this input to indicate that the request information driven on the previous state is valid.

The bank, row, and column comprise a target address on the memory device for read and write operations. Commands are specified using the cmd[2:0] input to the core. The available read and write commands are shown in [Table 1-22](#).

**Table 1-22: Memory Interface Commands**

Operation	cmd[2:0] Code
Memory read	000
Memory write	001
Reserved	All other codes

**accept**

This signal indicates to the user design whether or not a request is accepted by the core. When the accept signal is asserted, the request submitted on the last cycle is accepted, and the user design can either continue to submit more requests or go idle. When the accept signal is deasserted, the request submitted on the last cycle was not accepted and must be retried.

**use\_addr**

The user design asserts the use\_addr signal to strobe the request that was submitted to the native interface on the previous cycle.

**data\_buf\_addr**

The user design must contain a buffer for data used during read and write commands. When a request is submitted to the native interface, the user design must designate a location in the buffer for when the request is processed. For write commands, data\_buf\_addr is an address in the buffer containing the source data to be written to the external memory. For read commands, data\_buf\_addr is an address in the buffer that receives read data from the external memory. The core echoes this address back when the requests are processed.

## Write Command Signals

The native interface has signals that are used when the memory controller is processing a write command (Table 1-23). These signals connect to the control, address, and data signals of a buffer in the user design.

**Table 1-23: Native Interface Write Command Signals**

Signal	Direction	Description
wr_data[ $2 \times nCK\_PER\_CLK \times PAYLOAD\_WIDTH - 1:0$ ]	Input	This is the input data for write commands.
wr_data_addr [DATA_BUF_ADDR_WIDTH - 1:0]	Output	This output provides the base address for the source data buffer for write commands.
wr_data_mask[ $2 \times nCK\_PER\_CLK \times DATA\_WIDTH/8 - 1:0$ ]	Input	This input provides the byte enable for the write data.
wr_data_en	Output	This output indicates that the memory interface is reading data from a data buffer for a write command.
wr_data_offset[0:0]	Output	This output provides the offset for the source data buffer for write commands.

### wr\_data

This bus is the data that needs to be written to the external memory. This bus can be connected to the data output of a buffer in the user design.

### wr\_data\_addr

This bus is an echo of data\_buf\_addr when the current write request is submitted. The wr\_data\_addr bus can be combined with the wr\_data\_offset signal and applied to the address input of a buffer in the user design.

### wr\_data\_mask

This bus is the byte enable (data mask) for the data currently being written to the external memory. The byte to the memory is written when the corresponding wr\_data\_mask signal is deasserted.

### wr\_data\_en

When asserted, this signal indicates that the core is reading data from the user design for a write command. This signal can be tied to the chip select of a buffer in the user design.

### wr\_data\_offset

This bus is used to step through the data buffer when the burst length requires more than a single cycle to complete. This bus, in combination with rd\_data\_addr, can be applied to the address input of a buffer in the user design.

## Read Command Signals

The native interface provides a set of signals used when the memory controller is processing a read command (Table 1-24). These signals are similar to those for processing write commands, except that they transfer data from the memory device to a buffer in the user design.

**Table 1-24: Native Interface Read Command Signals**

Signal	Direction	Description
rd_data[ $2 \times nCK\_PER\_CLK \times PAYLOAD\_WIDTH - 1:0$ ]	Output	This is the output data from read commands.
rd_data_addr [DATA_BUF_ADDR_WIDTH – 1:0]	Output	This output provides the base address of the destination buffer for read commands.
rd_data_en	Output	This output indicates that valid read data is available on the rd_data bus.
rd_data_offset[1:0]	Output	This output provides the offset for the destination buffer for read commands.

### rd\_data

This bus is the data that was read from the external memory. It can be connected to the data input of a buffer in the user design.

### rd\_data\_addr

This bus is an echo of data\_buf\_addr when the current read request is submitted. This bus can be combined with the rd\_data\_offset signal and applied to the address input of a buffer in the user design.

### rd\_data\_en

This signal indicates when valid read data is available on rd\_data for a read request. It can be tied to the chip select and write enable of a buffer in the user design.

### rd\_data\_offset

This bus is used to step through the data buffer when the burst length requires more than a single cycle to complete. This bus can be combined with rd\_data\_addr and applied to the address input of a buffer in the user design.

## Clocking Architecture

The PHY design requires that a PLL module be used to generate various clocks, and both global and local clock networks are used to distribute the clock throughout the design.

The clock generation and distribution circuitry and networks drive blocks within the PHY that can be divided roughly into four separate, general functions:

- Internal (FPGA) logic
- Write path (output) I/O logic
- Read path (input) and delay I/O logic
- IDELAY reference clock (200 MHz)

One PLL is required for the PHY. The PLL is used to generate the clocks for most of the internal logic, the frequency reference clocks to the phasers, and a synchronization pulse required for keeping PHY control blocks synchronized in multi-I/O bank implementations.

For DDR3 SDRAM clock frequencies between 400 MHz and 933 MHz, both the phaser frequency reference clocks have the same frequency as the memory clock frequency. For DDR3 SDRAM clock frequencies below 400 MHz, one of the phaser frequency reference clocks runs at the same frequency as the memory clock and the second frequency reference clock must be either 2x or 4x the memory clock frequency such that it meets the range requirement of 400 MHz to 933 MHz. The two phaser frequency reference clocks must be generated by the same PLL so they are in phase with each other. The block diagram of the clocking architecture is shown in [Figure 1-32](#).

The default setting for the PLL multiply (M) and divide (D) values is for the system clock input frequency to be equal to the memory clock frequency. This one to one ratio is not required. The PLL input divider (D) must be 1, 2, or 4. The PLL multiply (M) value must be between 1 and 4 inclusive for the -3 speed grade above 1600 Mb/s, and above 1333 Mb/s for the -2 and -1 speed grades. For lower bit rates, the multiply value must be between 1 and 8, inclusive. The PLL output divider (O) for the memory clock must be 2 for 800 Mb/s and above, and 4 for 400 to 800 Mb/s. The PLL VCO frequency range must be kept in the range specified in the silicon data sheet. The sync\_pulse must be 1/16 of the mem\_refclk frequency and must have a duty cycle of 1/16 or 6.25%. For information on physical placement of the PLL, see [Design Guidelines, page 112](#).




Figure 1-32: Clocking Architecture

The details of the ISERDES/OSERDES connectivity are shown in [Figure 1-38, page 86](#) and [Figure 1-40, page 88](#).

## Internal (FPGA) Logic Clock

The internal FPGA logic is clocked by a global clocking resource at a quarter frequency of the DDR3 SDRAM clock frequency. This PLL also outputs the high-speed DDR3 memory clock.

## Write Path (Output) I/O Logic Clock

The output path comprising both data and controls is clocked by PHASER\_OUT. The PHASER\_OUT provides synchronized clocks for each byte group to the OUT\_FIFOs and to the OSERDES/ODDR. The PHASER\_OUT generates a byte clock (OCLK), a divided byte clock (OCLKDIV), and a delayed byte clock (OCLK\_DELAYED) for its associated byte group. These clocks are generated directly from the Frequency Reference clock and are in phase with each other. The byte clock is the same frequency as the Frequency Reference clock and the divided byte clock is half the frequency of the Frequency Reference clock. OCLK\_DELAYED is used to clock the DQS ODDR to achieve the required 90-degree phase offset between the write DQS and its associated DQ bits. The PHASER\_OUT also drives the signalling required to generate DQS during writes, the DQS and DQ 3-state associated with the data byte group, and the Read Enable for the OUT\_FIFO of the byte group. The clocking details of the address/control and the write paths using PHASER\_OUT are shown in [Figure 1-38](#) and [Figure 1-40](#).

## Read Path (Input) I/O Logic Clock


The input read datapath is clocked by the PHASER\_IN block. The PHASER\_IN block provides synchronized clocks for each byte group to the IN\_FIFOs and to the IDDR/ISERDES. The PHASER\_IN block receives the DQS signal for the associated byte group and generates two delayed clocks for DDR3 SDRAM data captures: read byte clock (ICLK) and read divided byte clock (ICLKDIV). ICLK is the delayed version of the frequency reference clock that is phase-aligned with its associated DQS. ICLKDIV is used to capture data into the first rank of flip-flops in the ISERDES. ICLKDIV is aligned to ICLK and is the parallel transfer clock for the last rank of flip-flops in the ISERDES. ICLKDIV is also used as the write clock for the IN\_FIFO associated with the byte group. The PHASER\_IN block also drives the write enable (WrEnable) for the IN\_FIFO of the byte group. The clocking details of the read path using PHASER\_IN is shown in [Figure 1-40](#).

## IDELAY Reference Clock

A 200 MHz IDELAY clock must be supplied to the IDELAYCTRL module. The IDELAYCTRL module continuously calibrates the IDELAY elements in the I/O region to account for varying environmental conditions. The IP core assumes an external clock signal is driving the IDELAYCTRL module. If a PLL clock drives the IDELAYCTRL input clock, the PLL lock signal needs to be incorporated in the `rst_tmp_idelay` signal inside the `IODELAY_CTRL.v/vhd` module. This ensures that the clock is stable before being used.

## Memory Controller

In the core's default configuration, the memory controller (MC) resides between the UI block and the physical layer. This is depicted in [Figure 1-33](#).



*Figure 1-33: Memory Controller*

The memory controller is the primary logic block of the memory interface. The memory controller receives requests from the UI and stores them in a logical queue. Requests are optionally reordered to optimize system throughput and latency.

The memory controller block is organized as four main pieces:

- A configurable number of “bank machines”
- A configurable number of “rank machines”
- A column machine
- An arbitration block

### Bank Machines

Most of the memory controller logic resides in the bank machines. Bank machines correspond to DRAM banks. A given bank machine manages a single DRAM bank at any given time. However, bank machine assignment is dynamic, so it is not necessary to have a bank machine for each physical bank. The number of banks can be configured to trade off between area and performance. This is discussed in greater detail in the [Precharge Policy](#) section below.

The duration of a bank machine's assignment to a particular DRAM bank is coupled to user requests rather than the state of the target DRAM bank. When a request is accepted, it is assigned to a bank machine. When a request is complete, the bank machine is released and is made available for assignment to another request. Bank machines issue all the commands necessary to complete the request.

On behalf of the current request, a bank machine must generate row commands and column commands to complete the request. Row and column commands are independent but must adhere to DRAM timing requirements.

The following simplified example illustrates this concept. Consider the case when the memory controller and DRAM are idle when a single request arrives. The bank machine at the head of the pool:

1. Accepts the user request
2. Activates the target row
3. Issues the column (read or write) command
4. Precharges the target row
5. Returns to the idle pool of bank machines

Similar functionality applies when multiple requests arrive targeting different rows or banks.

Now consider the case when a request arrives targeting an open DRAM bank, managed by an already active bank machine. The already active bank machine recognizes that the new request targets the same DRAM bank and skips the precharge step ([step 4](#)). The bank machine at the head of the idle pool accepts the new user request and skips the activate step ([step 2](#)).

Finally, when a request arrives in between both a previous and subsequent request all to the same target DRAM bank, the controller skips both the activate ([step 2](#)) and precharge ([step 4](#)) operations.

A bank machine precharges a DRAM bank as soon as possible unless another pending request targets the same bank. This is discussed in greater detail in the [Precharge Policy](#) section.

Column commands can be reordered for the purpose of optimizing memory interface throughput. The ordering algorithm nominally ensures data coherence. The reordering feature is explained in greater detail in the [Reordering](#) section.

## Rank Machines

The rank machines correspond to DRAM ranks. Rank machines monitor the activity of the bank machines and track rank or device-specific timing parameters. For example, a rank machine monitors the number of activate commands sent to a rank within a time window. After the allowed number of activates have been sent, the rank machine generates an inhibit signal that prevents the bank machines from sending any further activates to the rank until the time window has shifted enough to allow more activates. Rank machines are statically assigned to a physical DRAM rank.

## Column Machine

The single column machine generates the timing information necessary to manage the DQ data bus. Although there can be multiple DRAM ranks, because there is a single DQ bus, all the columns in all DRAM ranks are managed as a single unit. The column machine

monitors commands issued by the bank machines and generates inhibit signals back to the bank machines so that the DQ bus is utilized in an orderly manner.

## Arbitration Block

The arbitration block receives requests to send commands to the DRAM array from the bank machines. Row commands and column commands are arbitrated independently. For each command opportunity, the arbiter block selects a row and a column command to forward to the physical layer. The arbitration block implements a round-robin protocol to ensure forward progress.

## Reordering

DRAM accesses are broken into two quasi-independent parts, row commands and column commands. Each request occupies a logical queue entry, and each queue entry has an associated bank machine. These bank machines track the state of the DRAM rank or bank it is currently bound to, if any.

If necessary, the bank machine attempts to activate the proper rank, bank, or row on behalf of the current request. In the process of doing so, the bank machine looks at the current state of the DRAM to decide if various timing parameters are met. Eventually, all timing parameters are met and the bank machine arbitrates to send the activate. The arbitration is done in a simple round-robin manner. Arbitration is necessary because several bank machines might request to send row commands (activate and precharge) at the same time.

Not all requests require an activate. If a preceding request has activated the same rank, bank, or row, a subsequent request might inherit the bank machine state and avoid the precharge/activate penalties.

After the necessary rank, bank, or row is activated and the RAS to CAS delay timing is met, the bank machine tries to issue the CAS-READ or CAS-WRITE command. Unlike the row command, all requests issue a CAS command. Before arbitrating to send a CAS command, the bank machine must look at the state of the DRAM, the state of the DQ bus, priority, and ordering. Eventually, all these factors assume their favorable states and the bank machine arbitrates to send a CAS command. In a manner similar to row commands, a round-robin arbiter uses a priority scheme and selects the next column command.

The round-robin arbiter itself is a source of reordering. Assume for example that an otherwise idle memory controller receives a burst of new requests while processing a refresh. These requests queue up and wait for the refresh to complete. After the DRAM is ready to receive a new activate, all waiting requests assert their arbitration requests simultaneously. The arbiter selects the next activate to send based solely on its round-robin algorithm, independent of request order. Similar behavior can be observed for column commands.

## Precharge Policy

The controller implements an aggressive precharge policy. The controller examines the input queue of requests as each transaction completes. If no requests are in the queue for a currently open bank/row, the controller closes it to minimize latency for requests to other rows in the bank. Because the queue depth is equal to the number of bank machines, greater efficiency can be obtained by increasing the number of bank machines (`nBANK_MACHS`). As this number is increased, fabric timing becomes more challenging. In some situations, the overall system efficiency can be greater with an increased number of bank machines and a lower memory clock frequency. Simulations should be performed with the target design's command behavior to determine the optimum setting.

## Error Correcting Code

The memory controller optionally implements an Error Correcting Code (ECC). This code protects the contents of the DRAM array from corruption. A Single Error Correct Double Error Detect (SECDED) code is used. All single errors are detected and corrected. All errors of two bits are detected. Errors of more than two bits might or might not be detected.

[Figure 1-34](#) shows the ECC block diagram. These blocks are instantiated in the memory controller (`mc.v`) module.




Figure 1-34: ECC Block Diagram

The ECC mode is optional and supported only for a 72-bit data width. The data mask feature is disabled when ECC mode is enabled. When ECC mode is enabled, the entire DQ

width is always written. The DRAM DM bits cannot be used because the ECC operates over the entire DQ data width. A top-level parameter called ECC controls the addition of ECC logic. When this parameter is set to “ON”, ECC is enabled, and when the parameter is set to “OFF”, ECC is disabled.

The ECC functionality is implemented as three functional blocks. A write data merge and ECC generate block. A read data ECC decode and correct block and a data buffer block for temporarily holding the read data for read-modify-write cycles. A fourth block generates the ECC H matrix and passes these matrices to the ECC generate and correct blocks.

For full burst write commands, data fetched from the write data buffer traverses the ECC merge and generate block. This block computes the ECC bits and appends them to the data. The ECC generate step is given one CLK state. Thus the data must be fetched from the write data buffer one state earlier relative to the write command, compared to when ECC is not enabled. At the user interface level, data must be written into the write data buffer no later than one state after the command is written into the command buffer. Other than the earlier data requirement, ECC imposes no other performance loss for writes.

For read cycles, all data traverses the ECC decode fix (ecc\_dec\_fix) block. This process starts when the PHY indicates read data availability on the phy\_rddata\_valid signal. The decode fix process is divided into two CLK states. In the first state, the syndromes are computed. In the second state the syndromes are decoded and any indicated bit flips (corrections) are performed. Also in the second state, the ecc\_single and ecc\_multiple indications are computed based on the syndrome bits and the timing signal ecc\_status\_valid generated by the memory controller core logic. The core logic also provides an ecc\_err\_addr bus. This bus contains the address of the current read command. Error locations can be logged by looking at the ecc\_single, ecc\_multiple and ecc\_err\_addr buses. ECC imposes a two state latency penalty for read requests.

## Read-Modify-Write

Any writes of less than the full DRAM burst must be performed as a read-modify-write cycle. The specified location must be read, corrections if any performed, merged with the write data, ECC computed, and then written back to the DRAM array. The wr\_bytes command is defined for ECC operation. When the wr\_bytes command is given, the memory controller always performs a read-modify-write cycle instead of a simple write cycle. The byte enables must always be valid, even for simple commands. Specifically, all byte enables must be asserted for all wr commands when ECC mode is enabled. To write partially into memory, app\_wdf\_mask needs to be driven along with the wr\_bytes command for ECC enabled designs. [Table 1-25](#) shows the available commands when ECC mode is enabled.

*Table 1-25: Commands for app\_cmd[2:0]*

Operation	app_cmd[2:0] Code
Write	000
Read	001
Write Bytes	011

When the wr\_bytes command is given, the memory controller performs a read-modify-write (RMW) cycle. When a wr\_bytes command is at the head of the queue, it first issues a read. But unlike a normal read command, the request remains in the queue. A bit is set in the read response queue indicating this is a RMW cycle. When the read data is returned for this read command, app\_rd\_data\_valid is not asserted. Instead, the ECC is decoded, corrections if any are made, and the data is written into the ECC data buffer. Meanwhile,

the original wr\_bytes command is examining all read returns. Based on the data\_buf\_addr stored in the read return queue, the wr\_bytes request can determine when its read data is available in the ECC data buffer. At this point, the wr\_bytes request starts arbitrating to send the write command. When the command is granted, data is fetched from the write data buffer and the ECC data buffer, merged as directed by the byte enables, ECC is computed, and data is written to the DRAM. The wr\_bytes command has significantly lower performance than normal write commands. In the best case each wr\_bytes command requires a DRAM read cycle and a DRAM write cycle instead of simple DRAM write cycle. Read-to-write and write-to-read turnaround penalties further degrade throughput.

The memory controller can buffer up to nBANK\_MACHS wr\_bytes commands. As long as these commands do not conflict on a rank-bank, the memory controller strings together the reads and then the writes, avoiding much of the read-to-write and write-to-read turnaround penalties. However, if the stream of wr\_bytes commands is to a single rank-bank, each RMW cycle is completely serialized and throughput is significantly degraded. If performance is important, it is best to avoid the wr\_bytes command.

**Table 1-26** provides the details of ECC ports at the User Interface.

**Table 1-26: User Interface for ECC Operation**

Signal	Direction	Description
app_correct_en_i	Input	When asserted, this active-High signal corrects single bit data errors. This input is valid only when ECC mode is enabled.
app_ecc_multiple_err[7:0]	Output	This signal is applicable when ECC is enabled. It is valid along with app_rd_data_valid. The app_ecc_multiple_err signal is non-zero if the read data from the external memory has two bit errors per beat of the read burst. The SECDED algorithm does not correct the corresponding read data and puts a non-zero value on this signal to notify the corrupted read data at the UI. This signal is 4 bits wide in 2:1 mode.
app_raw_not_ecc_i[7:0]	Input	This signal is applicable when ECC_TEST is enabled (“ON”). It is valid along with app_rd_data_valid. This signal is asserted to control the individual blocks to be written with raw data in the ECC bits. This signal is 4 bits wide in 2:1 mode.
app_wdf_mask [APP_MASK_WIDTH – 1:0]	Input	This signal provides the mask for app_wdf_data[].

## ECC Self-Test Functionality

Under normal operating conditions, the ECC part of the data written to the DRAM array is not visible at the user interface. This can be problematic for system self-test because there is no way to test the bits in the DRAM array corresponding to the ECC bits. There is also no way to send errors to test the ECC generation and correction logic.

Controlled by the top-level parameter ECC\_TEST, a DRAM array test mode can be generated. When the ECC\_TEST parameter is “ON”, the entire width of the DQ data bus is extended through the read and write buffers in the user interface. When ECC\_TEST is “ON”, the ECC correct enable is deasserted.

To write arbitrary data into both the data and ECC parts of the DRAM array, write the desired data into the extended-width write data FIFO, and assert the corresponding app\_raw\_not\_ecc\_i bit with the data. app\_raw\_not\_ecc\_i is 7 bits wide (4 bits in 2:1 mode), allowing individual ECC blocks to be written with raw data in the ECC bits, or the normal computed ECC bits. In this way, any arbitrary pattern can be written into the DRAM array.

In the read interface, the extended data simply appears with the normal data. However, the corrector might be trying to “correct” the read data. This is probably not desired during array pattern test, and hence the app\_correct\_en\_i should be set to zero to disable correction.

With the above two features, array pattern test can be achieved. ECC generation logic can be tested by writing data patterns but not asserting app\_raw\_not\_ecc\_i and deasserting app\_correct\_en\_i. The data along with the computed ECC bits can be read out and compared. ECC decode correct logic can be tested by asserting app\_correct\_en\_i and writing the desired raw pattern as described above. When the data is read back, the operation of decode correct can be observed.

## PHY


The PHY provides a physical interface to an external DDR3 SDRAM. The PHY generates the signal timing and sequencing required to interface to the memory device. It contains the clock-, address-, and control-generation logic, write and read datapaths, and state logic for initializing the SDRAM after power-up. In addition, the PHY contains calibration logic to perform timing training of the read and write datapaths to account for system static and dynamic delays.

The PHY is provided as a single HDL codebase for DDR3 SDRAMs. The MIG tool customizes the SDRAM type and numerous other design-specific parameters through top-level HDL parameters and constraints contained in a user constraints file (UCF).

### Overall PHY Architecture

The 7 series FPGA PHY is composed of dedicated blocks and soft calibration logic. The dedicated blocks are structured adjacent to one another with back-to-back interconnects to minimize the clock and datapath routing necessary to build high-performance physical layers. Dedicated clock structures within an I/O bank referred to as byte group clocks help minimize the number of loads driven by the byte group clock drivers. Byte group clocks are driven by phaser blocks. The phaser blocks (PHASER\_IN and PHASER\_OUT) are multi-stage programmable delay line loops that can dynamically track DQS signal variation and provide precision phase adjustment.

Each 7 series FPGA I/O bank has dedicated blocks comprising a PHY control block, four PHASER\_IN and PHASER\_OUT blocks, four IN/OUT\_FIFOs, IOLOGIC (ISERDES, OSERDES, ODDR, IDELAY), and IOBs. Four byte groups exist in an I/O bank, and each byte group contains the PHASER\_IN and PHASER\_OUT, IN\_FIFO and OUT\_FIFO, and twelve IOLOGIC and IOB blocks. Ten of the twelve IOIs in a byte group are used for DQ and DM bits, and the other two IOIs are used to implement differential DQS signals. Figure 1-35 shows the dedicated blocks available in a single I/O bank. A single PHY control block communicates with all four PHASER\_IN and PHASER\_OUT blocks within the I/O bank.



UG586\_c1\_45\_1

Figure 1-35: Single Bank DDR3 PHY Block Diagram

The memory controller and calibration logic communicate with this dedicated PHY in the slow frequency clock domain, which is either a divided by 4 or divided by 2 version of the DDR3 memory clock. A block diagram of the PHY design is shown in [Figure 1-36](#).





Figure 1-36: **PHY Block Diagram**

### Memory Initialization and Calibration Sequence

After deassertion of system reset, the PHY performs the required power-on initialization sequence for the memory. This is followed by several stages of timing calibration for both the write and read datapaths. After calibration is complete, the PHY indicates that initialization is finished, and the controller can begin issuing commands to the memory.

[Figure 1-37](#) shows the overall flow of memory initialization and the different stages of calibration.



[Figure 1-37: PHY Overall Initialization and Calibration Sequence](#)

The calibration stages in [Figure 1-37](#) correspond to these sections:

- [Memory Initialization, page 89.](#)
- [Write Leveling, page 89.](#)
- [PHASER\\_IN Phase Lock, page 92.](#)
- [PHASER\\_IN DQSFOUND Calibration, page 92.](#)
- [Read Leveling, page 93.](#)
- [Write Calibration, page 95.](#)

## I/O Architecture

Each 7 series FPGA I/O bank has dedicated blocks comprising a PHY control block, four PHASER\_IN and PHASER\_OUT blocks, four IN/OUT\_FIFOs, ISERDES, OSERDES, ODDR, IDELAY, and IOBs. A single PHY control block communicates with all four PHASER\_IN and PHASER\_OUT blocks within the I/O bank.

## PHY Control Block

The PHY control block is the central control block that manages the flow of data and control information between the FPGA logic and the dedicated PHY. This includes control over the flow of address, command, and data between the IN/OUT\_FIFOs and ISERDES/OSERDES, and control of the PHASER\_IN and PHASER\_OUT blocks. The PHY control block receives control words from the calibration logic or the memory controller at the slow frequency (1/4 the frequency of the DDR3 SDRAM clock) PHY\_Clk rate and processes the control words at the DDR3 SDRAM clock rate (CK frequency).

The calibration logic or the memory controller initiates a DDR3 SDRAM command sequence by writing address, command, and data (for write commands) into the IN/OUT\_FIFOs and simultaneously or subsequently writes the PHY control word to the PHY control block. The PHY control word defines a set of actions that the PHY control block does to initiate the execution of a DDR3 SDRAM command.

The PHY control block provides the control interfaces to the byte group blocks within its I/O bank. When multi-I/O bank implementations are required, each PHY control block within a given I/O bank controls the byte group elements in that bank. This requires that the PHY control blocks stay in phase with their adjacent PHY control blocks. The center PHY control block is configured to be the master controller for a three I/O bank implementation. For two bank implementations, either PHY control block can be designated the master.

The PHY control interface is used by the calibration logic or the memory controller to write PHY control words to the PHY. The signals in this interface are synchronous to the PHY\_Clk and are listed in [Table 1-27](#). This is a basic FIFO style interface. Control words are written into the control word FIFO on the rising edge of PHY\_Clk when PHY\_Ctl\_WrEn is High and PHY\_Ctl\_Full is Low. For multi-I/O bank PHYs, the same control word must be written into each PHY control block for proper operation.

*Table 1-27: PHY Control Interface*

Signal	Direction	Signal Description
PHY_Clk	Input	This is the PHY interface clock for the control word FIFO. PHY control word signals are captured on the rising edge of this clock.
PHY_Ctl_Wr_N	Input	This active-Low signal is the write enable signal for the control word FIFO. A control word is written into the control word FIFO on the rising edge of PHY_Clk, when this signal is active.
PHY_Ctl_Wd[31:0]	Input	This is the PHY control word described in <a href="#">Table 1-28</a> .
PHY_Ctl_Full	Output	This active-High output is the full flag for the control word FIFO. It indicates that the FIFO cannot accept any more control words and blocks writes to the control word FIFO.
PHY_Ctl_AlmostFull	Output	This active-High output is the almost full flag for the control word FIFO. It indicates that the FIFO can accept no more than one additional control word as long as the PHY_Ctl_Full signal is inactive.
PHY_Ctl_Ready	Output	This active-High output becomes set when the PHY control block is ready to start receiving commands.

The PHY control word is broken down into several fields, as shown in [Table 1-28](#).

**Table 1-28: PHY Control Word**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Act Pre	Event Delay			Sq	Data Offset			Hi Index	Low Index	Aux_Out			Control Offset			PHY Cmd															

- **PHY Command:** This field defines the actions undertaken by the PHY control block to manage command and data flow through the dedicated PHY. The PHY commands are:
  - Write (Wr - 0x01): This command instructs the PHY control block to read the address, command, and data OUT\_FIFOs and transfer the data read from those FIFOs to their associated IOIs.
  - Read (Rd - 0x03): This command instructs the PHY control block to read the address, command OUT\_FIFOs, and transfer the data read from those FIFOs to their associated IOIs. In addition, data read from the memory is transferred after its arrival from the data IOIs to the Data IN\_FIFO.
  - Non-Data (ND - 0x04): This command instructs the PHY control block to read the address and command OUT\_FIFOs and transfer the data read from those FIFOs to their associated IOIs.
- **Control Offset:** This field is used to control when the address and command IN/OUT\_FIFOs are read and transferred to the IOIs. The control offset is in units of the DDR3 SDRAM clock cycle.
- **Auxiliary Output:** This field is used to control when the auxiliary output signals (Aux\_Output[3:0]) are used. Auxiliary outputs can be configured to activate during read and write commands. The timing offset and duration are controlled by the attributes described in [Table 1-29, page 83](#). The ODT and CKE signals of the DDR3 SDRAM are output by the PHY via the auxiliary outputs.
- **Low Index (Bank):** The dedicated PHY has internal counters that require this field to specify which of the eight DDR3 SDRAM banks to use for the data command. The MIG IP core does not use these internal counters; therefore, this field should be all zeros.
- **Hi Index (Rank):** This field is used to specify which of the four DDR3 SDRAM ranks to use for the data command. This information is passed to the PHASER\_IN blocks to select the correct delay values.
- **Data Offset:** This field is used to control when the data IN/OUT\_FIFOs are read or written based on the PHY command. The data offset is in units of the DDR3 SDRAM clock cycle.
- **Sq:** This field contains a sequence number used in combination with the Sync\_In control signal from the PLL to keep two or more PHY control blocks executing the commands read from their respective control queues in sync. Commands with a given seq value must be executed by the command parser within the PHY control block during the specific phase indicated by the Seq field.
- **Event Delay:** The dedicated PHY has internal counters that require this field to specify the delay values loaded into these counters. The event delay is in units of DDR3 SDRAM clock cycles. The MIG IP core does not use these internal counters; therefore, this field should be all zeros.
- **Activate Precharge:** The dedicated PHY has internal counters that require this field to specify the type of DDR3 command related to the event delay counter. Valid values are:

- 00: No action
- 01: Activate
- 10: Precharge
- 11: Precharge/Activate.

The MIG IP core does not use these internal counters; therefore, this field should be all zeros.

**Table 1-29: Auxiliary Output Attributes**

Attribute	Type	Description
MC_AO_WRLVL_EN	Vector[3:0]	This attribute specifies whether or not the related Aux_Output is active during write leveling as specified by the PC_Enable_Calib[1] signal. For example, this attribute specifies whether ODT is active during write leveling.
WR_CMD_OFFSET_0	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles after the associated write command is executed that the auxiliary output becomes active. For example, this attribute ensures that the ODT signal is asserted at the correct clock cycle to meet the JEDEC ODTLon and ODTLoff specifications.
WR_DURATION_0	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles the auxiliary output remains active for a write command. For example, this attribute ensures that the ODT signal is asserted at the correct clock cycle to meet the JEDEC ODTLon and ODTLoff specifications.
RD_CMD_OFFSET_0	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles after the associated read command is executed that the auxiliary output becomes active.
RD_DURATION_0	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles the auxiliary output remains active for a read command.
WR_CMD_OFFSET_1	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles after the associated write command is executed that the auxiliary output becomes active.
WR_DURATION_1	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles the auxiliary output remains active for a write command.
RD_CMD_OFFSET_1	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles after the associated read command is executed that the auxiliary output becomes active.
RD_DURATION_1	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles the auxiliary output remains active for a read command.
WR_CMD_OFFSET_2	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles after the associated write command is executed that the auxiliary output becomes active.

Table 1-29: Auxiliary Output Attributes (*Cont'd*)

Attribute	Type	Description
WR_DURATION_2	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles the auxiliary output remains active for a write command.
RD_CMD_OFFSET_2	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles after the associated read command is executed that the auxiliary output becomes active.
RD_DURATION_2	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles the auxiliary output remains active for a read command.
WR_CMD_OFFSET_3	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles after the associated write command is executed that the auxiliary output becomes active.
WR_DURATION_3	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles the auxiliary output remains active for a write command.
RD_CMD_OFFSET_3	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles after the associated read command is executed that the auxiliary output becomes active.
RD_DURATION_3	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles the auxiliary output remains active for a read command.
CMD_OFFSET	Vector[5:0]	This attribute specifies how long in DDR3 SDRAM clock cycles after the associated command is executed that the auxiliary output defined by AO_TOGGLE toggles.
AO_TOGGLE	Vector[3:0]	This attribute specifies which auxiliary outputs are in toggle mode. An auxiliary output in toggle mode is inverted when its associated AO bit is set in the PHY control word after the CMD_OFFSET has expired.

The PHY control block has a number of counters that are not enabled because the synchronous mode is used where PHY\_Clk is either 1/4 or 1/2 the frequency of the DDR3 SDRAM clock frequency.

At every rising edge of PHY\_Clk, a PHY control word is sent to the PHY control block with information for four memory clock cycles worth of commands and a 2-bit Seq count value. The write enable to the control FIFO is always asserted and no operation (NOP) commands are issued between valid commands in the synchronous mode of operation. The Seq count must be incremented with every command sequence of four. The Seq field is used to synchronize PHY control blocks across multiple I/O banks.

The DDR3 SDRAM RESET\_N signal is directly controlled by the FPGA logic, not the PHY control word. The ODT and CKE signals are controlled by the PHY control block based on the auxiliary output field in the PHY control word. The assertion of ODT with respect to the write command and the duration for which it should be asserted can be specified using attributes associated with each auxiliary output bit described in [Table 1-29, page 83](#). The calibration logic or memory controller needs to assert the desired number of auxiliary

output bits and set the associated attributes with every write and read command request. The PHY control block, in conjunction with the PHASER\_OUT, generates the write DQS and the DQ/DQS 3-state control signals during read and write commands.

The PHY cmd field is set based on whether the sequence of four commands has either a write, a read, or neither. The PHY cmd field is set to write if there is a write request in the command sequence. It is set to read if there is a read request in the command sequence, and it is set to non-data if there is neither a write nor a read request in the command sequence. A write and a read request cannot be issued within a sequence of four commands. The control offset field in the PHY control word defines when the command OUT\_FIFOs is read out and transferred to the IOLOGIC. The data offset defines when the data OUT\_FIFOs are read out with respect to the command OUT\_FIFOs being read. For read commands, the data offset is determined during calibration. The PHY control block assumes that valid data associated with a write command is already available in the DQ OUT\_FIFO when it is required to be read out.

### Command Path

A command requested by the calibration logic or memory controller is sent out as a PHY control word to the PHY control block and a simultaneous input to the address/control/command OUT\_FIFOs. Each of the address/control/command signals must have values for four memory clock cycles because each PHY\_Clk cycle entails four memory clock cycles.

There are three types of commands:

- Write commands including write and write with auto precharge. The PHY command values in the PHY control word for both these write commands are the same (0x01). The difference is the address value input to the OUT\_FIFO. Address bit A10 is 1 for writes with auto precharge in the address OUT\_FIFOs.
- Read commands including read and read with auto precharge. The PHY command values in the PHY control word for both these read commands are the same (0x11). The difference is the address value input to the OUT\_FIFO. Address bit A10 is 1 for reads with auto precharge in the address OUT\_FIFOs.
- Non-Data commands including Mode Register Set, Refresh, Precharge, Precharge All Banks, Activate, No Operation, Deselect, ZQ Calibration Long, and ZQ Calibration Short. The PHY command values in the PHY control word for all these commands are the same (0x100). The ras\_n, cas\_n, we\_n, bank address, and address values input to the OUT\_FIFOs associated with these commands differ.

Figure 1-38 shows the block diagram of the address/control/command path. The OSERDES is used in single data rate (SDR) mode because address/control/commands are SDR signals. A PHY control word is qualified with the Phy\_Ctl\_Wr\_N signal and an entry to the OUT\_FIFOs is qualified with the PHY\_Cmd\_WrEn signal. The FPGA logic need not issue NOP commands during long wait times between valid commands to the PHY control block because the default in the dedicated PHY for address(commands can be set to 0 or 1 as needed.





Figure 1-38: Address/Command Path Block Diagram

The timing diagram of the address/command path from the output of the OUT\_FIFO to the FPGA pins is shown in [Figure 1-39](#).



UG586\_c1\_49\_110710

*Figure 1-39: Address/Command Timing Diagram*

### Datapath

The datapath comprises the write and read datapaths. The datapath in the 7 series FPGA is completely implemented in dedicated logic with IN/OUT\_FIFOs interfacing the FPGA logic. The IN/OUT\_FIFOs provide datapath serialization/deserialization in addition to clock domain crossing, thereby allowing the FPGA logic to operate at low frequencies up to 1/4 the frequency of the DDR3 SDRAM clock. [Figure 1-40](#) shows the block diagram of the datapath.




Figure 1-40: Datapath Block Diagram

Each IN/OUT\_FIFO has a storage array of memory elements arranged as 10 groups 8 bits wide and 8 entries deep. During a write, the OUT\_FIFO receives 8 bits of data for each DQ bit from the calibration logic or memory controller and writes the data into the storage array in the PHY\_Clk clock domain, which is 1/4 the frequency of the DDR3 SDRAM clock. The OUT\_FIFO serializes from 8 bits to 4 bits and outputs the 4-bit data to the OSERDES in the OCLKDIV domain that is half the frequency of the DDR3 SDRAM clock. The OSERDES further serializes the 4-bit data to a serial DDR data stream in the OCLK domain. The PHASER\_OUT clock output OCLK is used to clock DQ bits whereas the

OCLK\_DELAYED output is used to clock DQS to achieve the 90-degree phase offset between DQS and its associated DQ bits during writes. During write leveling, both OCLK and OCLK\_DELAYED are shifted together to align DQS with CK at each DDR3 component.

The IN\_FIFO shown in [Figure 1-39](#) receives 4-bit data from each DQ bit ISERDES in a given byte group and writes them into the storage array. The IN\_FIFO is used to further deserialize the data by writing two of the 4-bit datagrams into each 8-bit memory element. This 8-bit parallel data is output in the PHY\_Clk clock domain which is 1/4 the frequency of the DDR3 SDRAM clock. Each read cycle from the IN\_FIFO contains all the byte data read during a burst length 8 memory read transaction. The data bus width input to the dedicated PHY is 8X that of the DDR3 SDRAM when running the FPGA logic at 1/4 the frequency of the DDR3 SDRAM clock.

## Calibration and Initialization Stages

### Memory Initialization

The PHY executes a JEDEC-compliant DDR3 initialization sequence for memory following deassertion of system reset. Each DDR3 SDRAM has a series of mode registers, accessed via mode register set (MRS) commands. These mode registers determine various SDRAM behaviors, such as burst length, read and write CAS latency, and additive latency. The particular bit values programmed into these registers are configurable in the PHY and determined by the values of top-level HDL parameters like BURST\_MODE (BL), BURST\_TYPE, CAS latency (CL), CAS write latency (CWL), additive latency (AL), write recovery for auto precharge (tWR), on-die termination resistor values (RTT\_NOM and RTT\_WR), and output driver strength (OUTPUT\_DRV).

### Write Leveling

Write leveling, which is a feature available in DDR3 SDRAM, is performed in this stage of calibration. DDR3 SDRAM modules have adopted fly-by topology on clocks, address, commands, and control signals to improve signal integrity. Specifically, the clocks, address, and control signals are all routed in a daisy-chained fashion, and termination is located at the end of each trace. However, this causes a skew between the strobe (DQS) and the clock (CK) at each memory device on the module. Write leveling, a new feature in DDR3 SDRAMs, allows the controller to adjust each write DQS phase independently with respect to the CK forwarded to the DDR3 SDRAM device. This compensates for the skew between DQS and CK and meets the t<sub>DQSS</sub> specification. During write leveling, DQS is driven by the FPGA memory interface and DQ is driven by the DDR3 SDRAM device to provide feedback. The FPGA memory interface has the capability to delay DQS until a 0-to-1 transition is detected on DQ. Write leveling is performed once after power up. The calibration logic ORs the DQ bits in a byte to determine the transition because different memory vendors use different bits in a byte as feedback. The DQS delay can be achieved with the PHASER\_OUT fine and coarse delay adjustment in the 7 series FPGAs.

[Figure 1-41](#) shows the write leveling block diagram.




Figure 1-41: Write Leveling Block Diagram

The timing diagram for write leveling is shown in Figure 1-42. Periodic DQS pulses are output by the FPGA memory interface to detect the level of the CK clock at the DDR3 SDRAM device. The interval between DQS pulses is specified as a minimum of 16 clock cycles. DQS is delayed using the PHASER\_OUT fine and coarse delay in unit tap increments until a 0 to 1 transition is detected on the feedback DQ input. The DQS delay established by write leveling ensures the  $t_{DQSS}$  specification.





Figure 1-42: Write Leveling Timing Diagram


**Figure 1-43** shows that the worst-case delay required during write leveling can be one tCK (DDR3 SDRAM clock period).



**Figure 1-43: Write Leveling Taps Requirement**

### Implementation Details

The Write\_Calib\_N signal indicating the start of write leveling mode is input to the PHY control block after tWLDQSEN to ensure that DQS is driven Low after ODT is asserted. In this mode, periodic write requests must be issued to the PHY control block to generate periodic DQS pulses for write leveling. During write leveling, PHASER\_IN outputs a free-running clock used to capture the DQ feedback to the DQ IN\_FIFOs. During write leveling, the data byte group IN\_FIFOs is in flow-through mode. **Figure 1-44** shows the flow diagram of the sequence of commands during write leveling. The PHASER\_OUT fine phase shift taps are incremented one tap at a time to observe a 0-to-1 transition on the feedback DQ. A stable counter is implemented in the write leveling logic to mitigate the risk of finding a false edge in the jitter region. A counter value of 3 means that the sampled data value was constant for 3 consecutive tap increments and DQS is considered to be in a stable region with respect to CK. The counter value is reset to 0 whenever a value different from the previous value is detected. Edge detection is inhibited when the stable counter value is less than 3. The write\_calib\_n signal is deasserted when write leveling is performed on all DQSSs in all ranks.



UG586\_c1\_54\_110410

Figure 1-44: Write Leveling Flow Diagram

### PHASER\_IN Phase Lock

PHASER\_IN is placed in the read calibration mode to phase align its free-running frequency reference clock to the associated read DQS. The calibration logic issues back-to-back read commands to provide the PHASER\_IN block with a continuous stream of DQS pulses for it to achieve lock. A continuous stream of DQS pulses is required for the PHASER\_IN block to phase align the free-running frequency reference clock to the associated read DQS. Each DQS has a PHASER\_IN block associated with it. When the PHASER\_IN lock signal (pi\_phase\_locked) of all the DQS PHASER\_INs are asserted, the calibration logic deasserts the read calibration signal to put the PHASER\_INs in normal operation mode.


### PHASER\_IN DQSFOUND Calibration

This calibration stage is required to align the different DQS groups to the same PHY\_Clk clock edge. Different DQS groups have different skews with respect to each other because

of clock (CK) fly-by routing differences to each DDR3 component, and delay differences in each component. This calibration stage is required to determine the optimal position of read data\_offset with respect to the read command for the entire interface.

In this stage of calibration, the PHASER\_IN block is in normal operation mode and the calibration logic issues a set of four back-to-back read commands with gaps in between. The data\_offset associated with the first read command is not accurate because the round-trip delays are unknown. The data\_offset for the first set of read commands is set to CL+7. The data\_offset value for the subsequent set of reads is decremented one memory clock cycle at a time until the DQSFOUND output from the PHASER\_IN block is asserted. When the DQSFOUND signal is asserted for all the bytes, this calibration stage is complete.

Each byte group can be read out of the IN\_FIFO on different PHY\_Clk cycles due to fly-by routing differences and delay differences within each group. Therefore, the IN\_FIFO Not Empty flags for all the byte groups are ANDed together and used as the read enable for all data IN\_FIFOs. [Figure 1-45](#) shows the read data capture timing diagram.



*Figure 1-45: Read Data Capture Timing Diagram*

### Read Leveling

Read leveling stage 1 is required to center align the read strobe in the read valid data window for the first stage of capture. In strobe-based memory interfaces like DDR3 SDRAM, the second stage transfer requires an additional pulse which in 7 series FPGAs is provided by the PHASER\_IN block. This stage of calibration uses the PHASER\_IN stage 2 fine delay line to center the capture clock in the valid DQ window. The capture clock is the free-running FREQ\_REF clock that is phase aligned to read DQS in the PHASER\_IN phase locked stage. A PHASER\_IN provides two clock outputs namely ICLK and ICLKDIV. ICLK is the stage 2 delay output and ICLKDIV is the rising edge aligned divided by 2 version of ICLK.

The ICLK and ICLKDIV outputs of one PHASER\_IN block are used to clock all the DQ ISERDES associated with one byte. The ICLKDIV is also the write clock for the read DQ IN\_FIFOs. One PHASER\_IN block is associated with a group of 12 I/Os. Each I/O bank in the 7 series FPGA has four PHASER\_IN blocks, and hence four bytes for DDR3 SDRAM can be placed in a bank.

### Implementation Details

This stage of read leveling is performed one byte at a time where each DQS is center aligned to its valid byte window. At the start of this stage, a write command is issued to a specified DDR3 SDRAM address location with a PRBS data pattern of length 64. This write command is followed by back-to-back read commands to continuously read data back from the same address location that was written to.

The calibration logic reads data out of the IN\_FIFO and records it for comparison. The data pattern sequence is not important for this stage of calibration. No assumption is made about the initial relationship between DQS and the data window at tap 0 of the fine delay line. The algorithm first delays DQS using the PHASER\_IN fine delay line until a DQ window edge is detected.

An averaging algorithm is used for data window detection where data is read back over multiple cycles at the same tap value. The number of sampling cycles is set to 214. In addition to averaging, there is also a counter to track whether DQS is positioned in the unstable jitter region. A counter value of 3 means that the sampled data value was constant for three consecutive tap increments and DQS is considered to be in a stable region. The counter value is reset to 0 whenever a value different from the previous value is detected. The next step is to increment the fine phase shift delay line of the DQS PHASER\_IN block one tap at a time until a data mismatch is detected. The data read out of IN\_FIFO after the required settling time is then compared with the recorded data at the previous tap value. This is repeated until a data mismatch is found, indicating the detection of a valid data window edge. A valid window is the number of PHASER\_IN fine phase shift taps for which the stable counter value is a constant 3. This algorithm mitigates the risk of detecting a false valid edge in the unstable jitter regions.

There are three possible scenarios for the initial DQS position with respect to the data window. The first valid rising edge of DQS could either be in the previous data window, in the left noise region of the current data window, or just past the left noise region inside the current data window. The PHASER\_IN fine delay line has 64 taps. (A bit time worth of taps. Tap resolution therefore changes with frequency.) The first two scenarios would result in the left data window edge being detected with a tap count less than 1/2 the bit time and the second window edge might or might not be detected, depending on the frequency and the width of the noise region. The third scenario results in the right window edge being detected with a tap count close to a bit time. When both edges are detected, the final DQS tap value is computed as  $(\text{second\_edge\_taps} - \text{first\_edge\_taps})/2$ . When only one edge is detected and the tap value of the detected edge is less than 1/2 of a bit time, the final DQS tap value is computed as  $(63 - \text{first\_edge\_taps})/2$ . When only one edge is detected and the tap value of the detected edge is almost a bit time, the final DQS tap value is computed as  $\text{first\_edge\_taps}/2$ . [Figure 1-46](#) shows the timing diagram for DQS center alignment in the data valid window.




Figure 1-46: Read Leveling Stage 1 Timing Diagram

### Write Calibration

Write calibration is performed after both stages of read leveling because correct data pattern sequence detection is necessary for this stage of calibration. Write calibration is required to align DQS to the correct CK edge. During write leveling, DQS is aligned to the nearest rising edge of CK. However, this might not be the edge that captures the write command. Depending on the interface type (UDIMM, RDIMM, or component), the DQS could either be one CK cycle earlier than, one CK cycle later than, or aligned to the CK edge that captures the write command. [Figure 1-47](#) shows several different scenarios based on the initial phase relationship between DQS and CK for a UDIMM or RDIMM interface. [Figure 1-48](#) shows an initial DQS to CK alignment case for component interfaces. The assumption is that component interfaces also use the fly-by topology, thereby requiring write leveling.




Figure 1-47: UDIMM/RDIMM DQS-to-CK Initial Alignment





Figure 1-48: Component DQS-to-CK Initial Alignment

The PHASER\_OUT fine and coarse delay provides 1 tCK worth of delay for write leveling. The additional clock cycle of delay required to align to the correct CK edge is achieved using the coarse delay line. If the total delay required is over one clock cycle, the div\_cycle\_delay input to the PHASER\_OUT block need not be asserted because a circular buffer was added to the PHASER\_OUT block.


### Implementation Details

A write command is issued with a known write data pattern (FF 00 AA 55 55 AA 99 66) to a specific location. This is followed by a read command to the same location. The data read back out of the IN\_FIFO is compared with the expected data pattern on a byte basis. If the data read out matches the expected pattern, no further changes are required in

the write path for that byte, as shown in [Figure 1-49](#). If the first two data words read back match the second set of data words in the expected pattern, the DQS and DQ 3-state signal must be delayed by one memory clock. This scenario is shown in [Figure 1-50](#). After all the bytes are calibrated, the calibration logic asserts the init\_calib\_complete signal indicating the completion of the initialization and calibration sequence. The memory controller can now drive the address, command, and data buses.



**Figure 1-49: DQS Aligned to the Correct CK Edge - No Change in Write Path**



**Figure 1-50: DQS Aligned to Incorrect CK Edge - Delay DQS/DQ by One Memory Clock Cycle**

### Memory Controller to PHY Interface

The calibration logic module constructs the PHY control word before sending it to the PHY control block during calibration. After calibration is complete, the init\_calib\_complete signal is asserted and sent to the memory controller to indicate that normal operation can begin. To avoid latency increase, the memory controller must send commands in the format required by the dedicated PHY block. As a result, the address, command, control, and data buses are multiplexed before being sent to the PHY control block. These buses are driven by the calibration module during the memory initialization and calibration stages and by the memory controller during normal operation. [Table 1-30](#) describes the memory controller to PHY interface signals. These signals are synchronous to the fabric clock.

Table 1-30: Memory Controller to Calibration Logic Interface Signals

Signal Name	Width	I/O To/From PHY	Type	Description
rst	1	Input		The rstdiv0 output from the infrastructure module synchronized to the PHY_Clk domain.
PHY_Clk	1	Input		This clock signal is 1/4 the frequency of the DDR3 clock.
mem_refclk	1	Input		This is the DDR3 frequency clock.
freq_refclk	1	Input		This signal is the same frequency as mem_refclk between 400 MHz to 933 MHz, and 1/2 or 1/4 of mem_refclk for frequencies below 400 MHz.
sync_pulse	1	Input		This is the synchronization pulse output by the PLL.
pll_lock	1	Input		The LOCKED output of the PLL instantiated in the infrastructure module.
mc_ras_n	[nCK_PER_CLK0 – 1:0]	Input	Active Low	mc_xxx_n[0] is the first cmd in the sequence of four.
mc_cas_n	[nCK_PER_CLK – 1:0]	Input	Active Low	mc_xxx_n[0] is the first cmd in the sequence of four.
mc_we_n	[nCK_PER_CLK – 1:0]	Input	Active Low	mc_xxx_n[0] is the first cmd in the sequence of four.
mc_address	[ROW_WIDTH × nCK_PER_CLK – 1:0]	Input		mc_address[ROW_WIDTH – 1:0] is the first command address in the sequence of four.
mc_bank	[BANK_WIDTH × nCK_PER_CLK – 1:0]	Input		mc_bank[BANK_WIDTH – 1:0] is the first command bank address in the sequence of four.
mc_cs_n	[CS_WIDTH × nCS_PER_RANK × nCK_PER_CLK – 1:0]	Input		mc_cs_n [CS_WIDTH – 1:0] is the cs_n associated with the first command in the sequence.
mc_reset_n	1	Input	Active Low	mc_reset_n is input directly to the IOLOGIC without an OUT_FIFO.
mc_wrdata	[2 × nCK_PER_CLK × DQ_WIDTH – 1:0]	Input		This is the write data to the dedicated PHY. It is 8x the memory DQ width for a 4:1 clock ratio.
mc_wrdata_mask	[2 × nCK_PER_CLK × (DQ_WIDTH/8) – 1:0]	Input		This is the write data mask to the dedicated PHY. It is 8x the memory DM width for a 4:1 clock ratio.
mc_wrdata_en	1	Input	Active High	This signal is the WREN input to the DQ OUT_FIFO.
mc_cmd_wren	1	Input	Active Low	This signal is the write enable input of the address/command OUT_FIFOs.

Table 1-30: Memory Controller to Calibration Logic Interface Signals (Cont'd)

Signal Name	Width	I/O To/From PHY	Type	Description
mc_ctl_wren	1	Input	Active Low	This signal is the write enable input to the PHY control word FIFO in the dedicated PHY block.
mc_cmd	[2:0]	Input		This signal is used for PHY_Ctl_Wd configuration: 0x04: Non-data command (No column command in the sequence of commands) 0x01: Write command 0x03: Read command
mc_data_offset	[5:0]	Input		This signal is used for PHY_Ctl_Wd configuration: 0x00: Non-data command (No column command in the sequence of commands) CWL + COL cmd position: Write command calib_rd_data_offset+COL cmd position - 1: Read command
mc_aux_out0	[3:0]	Input	Active High	This is the auxiliary outputs field in the PHY control word used to control ODT and CKE assertion.
mc_aux_out1	[3:0]	Input	Active High	This is the auxiliary outputs field in the PHY control word used to control ODT and CKE assertion for four-rank interfaces.
mc_rank_cnt	[1:0]	Input		This is the rank accessed by the command sequence in the PHY control word.
phy_mc_ctl_full	1	Output	Active High	Bitwise AND of all the Almost FULL flags of all the PHY Control FIFOs. The Almost FULL flag is asserted when the FIFO is one entry away from being FULL.
phy_mc_cmd_full	1	Output	Active High	Bitwise OR of all the Almost FULL flags of all the command OUT_FIFOs. The Almost FULL flag is asserted when the FIFO is one entry away from being FULL.
phy_mc_data_full	1	Output	Active High	Bitwise OR of all the Almost FULL flags of all the write data OUT_FIFOs. The Almost FULL flag is asserted when the FIFO is one entry away from being FULL.
phy_rd_data	[2 × nCK_PER_CLK × DQ_WIDTH – 1:0]	Output		This is the read data from the dedicated PHY. It is 8x the memory DQ width for a 4:1 clock ratio.
phy_rddata_valid	1	Output	Active High	This signal is asserted when valid read data is available.
calib_rd_data_offset	[6 × RANKS – 1:0]	Output		This signal is the calibrated read data offset value with respect to command 0 in the sequence of four commands.

Table 1-30: Memory Controller to Calibration Logic Interface Signals (Cont'd)

Signal Name	Width	I/O To/From PHY	Type	Description
init_calib_complete	1	Output	Active High	This signal is asserted after memory initialization and calibration are completed.

**Notes:**

1. The parameter nCK\_PER\_CLK defines the number of DDR3 SDRAM clock cycles per PHY\_Clk cycle.
2. The parameter ROW\_WIDTH is the number of DDR3 SDRAM ranks.
3. The parameter BANK\_WIDTH is the number of DDR3 SDRAM banks.
4. The parameter CS\_WIDTH is the number of DDR3 SDRAM cs\_n signals.
5. The parameter CKE\_WIDTH is the number of DDR3 SDRAM CKE signals.
6. The parameter DQ\_WIDTH is the width of the DDR3 SDRAM DQ bus.

## Designing with the Core

The core is bundled with an example design that can be simulated. The example design can be used as a starting point for the user design or as a reference for debugging purposes.

Only supported modifications should be made to the configuration of the core. See [Customizing the Core, page 108](#) for supported configuration parameters.

## Interfacing to the Core

The memory controller can be connected using either the AXI4 slave interface, the UI, or the native interface. The AXI4 slave interface provides an AXI4 memory-mapped compliant slave ideal for connecting to processor subsystems. The AXI4 slave interface converts its transactions to pass them over the UI. The UI resembles a simple FIFO interface and always returns the data in order. The native interface offers higher performance in some situations, but is more challenging to use.

The native interface contains no buffers and returns data as soon as possible, but the return data might be out of order. The application must reorder the received data internally if the native interface is used and reordering is enabled. The following sections describe timing protocols of each interface and how they should be controlled.

### AXI4 Slave Interface

The AXI4 slave interface follows the AXI4 memory-mapped slave protocol specification as described in the ARM AMBA open specifications. See this specification [\[Ref 3\]](#) for the signaling details of the AXI4 slave interface.

### AXI Addressing

The AXI address from the AXI master is a true byte address. The address at the user interface of the memory controller is normalized to the data width of the external memory. The AXI shim normalizes the address from the AXI master to the memory data width based on the AXSIZE. The address at the input of the memory controller user interface from the AXI shim can be configured in two modes; see the User Interface section for more details.

## User Interface

The mapping between the User Interface address bus and the physical memory row, bank and column can be configured. Depending on how the application data is organized, addressing scheme Bank- Row-Column or Row-Bank-Column can be chosen to optimize controller efficiency. These addressing schemes are shown in [Figure 1-51](#) and [Figure 1-52](#).






Figure 1-51: Memory Address Mapping for Bank-Row-Column Mode in UI Module



**Figure 1-52: Memory Address Mapping for Row-Bank-Column Mode in UI Module**

## Command Path

When the user logic app\_en signal is asserted and the app\_rdy signal is asserted from the UI, a command is accepted and written to the FIFO by the UI. The command is ignored by the UI whenever app\_rdy is deasserted. The user logic needs to hold app\_en High along with the valid command and address values until app\_rdy is asserted as shown in Figure 1-53.



**Figure 1-53: UI Command Timing Diagram with app\_rdy Asserted**

A non back-to-back write command can be issued as shown in [Figure 1-54](#). This figure depicts three scenarios for the app\_wdf\_data, app\_wdf\_wren, and app\_wdf\_end signals, as follows:

1. Write data is presented along with the corresponding write command (second half of BL8).
2. Write data is presented before the corresponding write command.
3. Write data is presented after the corresponding write command, but should not exceed the limitation of two clock cycles.

For write data that is output after the write command has been registered, as shown in Note 3, the maximum delay is two clock cycles.




Figure 1-54: 4:1 Mode UI Interface Write Timing Diagram  
(Memory Burst Type = BL8)

### Write Path

The write data is registered in the write FIFO when `app_wdf_wren` is asserted and `app_wdf_rdy` is High (Figure 1-55). If `app_wdf_rdy` is deasserted, the user logic needs to hold `app_wdf_wren` and `app_wdf_end` High along with the valid `app_wdf_data` value until `app_wdf_rdy` is asserted. The `app_wdf_mask` signal can be used to mask out the bytes to write to external memory.




Figure 1-55: 4:1 Mode UI Interface Back-To-Back Write Commands Timing Diagram  
(Memory Burst Type = BL8)

As shown in Figure 1-53, page 102, the maximum delay for a single write between the write data and the associated write command is two clock cycles. When issuing back-to-back write commands, there is no maximum delay between the write data and the associated back-to-back write command, as shown in Figure 1-56.




Figure 1-56: 4:1 Mode UI Interface Back-to-Back Write Commands Timing Diagram  
(Memory Burst Type = BL8)

The **app\_wdf\_end** signal must be used to indicate the end of a memory write burst. For memory burst types of eight, the **app\_wdf\_end** signal must be asserted on the second write data word.

## Read Path

The read data is returned by the UI in the requested order and is valid when app\_rd\_data\_valid is asserted (Figure 1-57 and Figure 1-58). The app\_rd\_data\_end signal indicates the end of each read command burst and is not needed in user logic.




Figure 1-57: 4:1 Mode UI Interface Read Timing Diagram  
(Memory Burst Type = BL8)





Figure 1-58: 4:1 Mode UI Interface Read Timing Diagram  
(Memory Burst Type = BL4 or BL8)

In Figure 1-58, the read data returned is always in the same order as the requests made on the address/control bus.

## Native Interface


The native interface protocol is shown in [Figure 1-59](#).



**Figure 1-59: Native Interface Protocol**

Requests are presented to the native interface as an address and a command. The address is composed of the bank, row, and column inputs. The command is encoded on the cmd input.


The address and command are presented to the native interface one state before they are validated with the use\_addr signal. The memory interface indicates that it can accept the request by asserting the accept signal. Requests are confirmed as accepted when use\_addr and accept are both asserted in the same clock cycle. If use\_addr is asserted but accept is not, the request is not accepted and must be repeated. This behavior is shown in [Figure 1-60](#).



**Figure 1-60: Native Interface Flow Control**

In [Figure 1-60](#), requests 1 and 2 are accepted normally. The first time request 3 is presented, accept is driven Low, and the request is not accepted. The user design retries request 3, which is accepted on the next attempt. Request 4 is subsequently accepted on the first attempt.

The data\_buf\_addr bus must be supplied with requests. This bus is an address pointer into a buffer that exists in the user design. It tells the core where to locate data when processing write commands and where to place data when processing read commands. When the core processes a command, the core echoes data\_buf\_addr back to the user design via wr\_data\_addr for write commands and rd\_data\_addr for read commands. This behavior is shown in [Figure 1-61](#). Write data must be supplied in the same clock cycle that wr\_data\_en is asserted.



**Figure 1-61: Command Processing**

Transfers can be isolated with gaps of non-activity, or there can be long bursts with no gaps. The user design can identify when a request is being processed and when it finishes by monitoring the rd\_data\_en and wr\_data\_en signals. When the rd\_data\_en signal is asserted, the memory controller has completed processing a read command request. Similarly, when the wr\_data\_en signal is asserted, the memory controller is processing a write command request.

When NORM ordering mode is enabled, the memory controller reorders received requests to optimize throughput between the FPGA and memory device. The data is returned to the user design in the order processed, not the order received. The user design can identify the specific request being processed by monitoring rd\_data\_addr and wr\_data\_addr. These fields correspond to the data\_buf\_addr supplied when the user design submits the request to the native interface. Both of these scenarios are depicted in [Figure 1-61](#).

The native interface is implemented such that the user design must submit one request at a time and, thus, multiple requests must be submitted in a serial fashion. Similarly, the core must execute multiple commands to the memory device one at a time. However, due to pipelining in the core implementation, read and write requests can be processed in parallel at the native interface.

## Physical Layer Interface (Non-Memory Controller Design)

The MIG Physical Layer or PHY provides a physical interface to an external DDR3 SDRAM. The PHY generates signal timing and sequencing required to interface to the memory device. It contains clock-, address-, and control-generation logic, write and read datapaths, and state logic for initializing the SDRAM after power-up. In addition, the PHY

contains calibration logic to perform timing training of the read and write datapaths to account for system static and dynamic delays. At the end of calibration the PHY asserts the init\_calib\_complete signal output to the memory controller. The assertion of this signal indicates that the memory controller can begin normal memory transactions.

A detailed description of the PHY architecture and the various stages of calibration are provided in [PHY, page 77](#). The signals required for the memory controller to interface to the PHY are listed in [Table 1-30](#).

For clocking requirements see [Clocking Architecture, page 67](#). The user can choose to use the infrastructure, iodelay\_ctrl, and clk\_ibuf modules provided in the clocking directory output by the MIG tool or instantiate the primitives in these modules in their system design.

The PHY Control FIFO, command OUT\_FIFOs, and write data OUT\_FIFOs are all in asynchronous operation mode. The read clock and the write clock to these FIFOs differ in frequency and phase. Therefore all three OUT\_FIFO FULL flags (phy\_mc\_ctl\_full, phy\_mc\_cmd\_full, and phy\_mc\_data\_full) described in [Table 1-30, page 98](#) must be monitored by the controller to prevent overflow of the PHY Control FIFO and the OUT\_FIFOs, leading to loss of command and data.

## Customizing the Core

The 7 series FPGAs memory interface solution supports several configurations for DDR3 SDRAM devices. The specific configuration is defined by Verilog parameters in the top level of the core. The MIG tool should be used to regenerate a design when parameters need to be changed. The parameters set by the MIG tool are summarized in [Table 1-31](#) and [Table 1-32](#).

**Table 1-31: 7 Series FPGA Memory Solution Configuration Parameters**

Parameter	Description	Options
REFCLK_FREQ <sup>(1)</sup>	This is the reference clock frequency for IODELAYCTRLs. This can be set to 200.0 for any speed grade device. For more information, see the IODELAYE1 Attribute Summary table in the <i>7 Series FPGAs SelectIO Resources User Guide</i> [Ref 1].	200.0
SIM_BYPASS_INIT_CAL <sup>(2)</sup>	This is the calibration procedure for simulation.	"OFF" "FAST" "SKIP"
nCK_PER_CLK	This is the number of memory clocks per clock.	4
nCS_PER_RANK	This is the number of unique CS outputs per rank for the PHY.	1, 2
DQS_CNT_WIDTH	This is the number of bits required to index the DQS bus and is given by ceil(log <sub>2</sub> (DQS_WIDTH)).	
ADDR_WIDTH	This is the memory address bus width. It is equal to RANK_WIDTH + BANK_WIDTH + ROW_WIDTH + COL_WIDTH.	
BANK_WIDTH	This is the number of memory bank address bits.	This option is based on the selected memory device.

Table 1-31: 7 Series FPGA Memory Solution Configuration Parameters (Cont'd)

Parameter	Description	Options
CS_WIDTH	This is the number of unique CS outputs to memory.	This option is based on the selected MIG tool configuration.
CK_WIDTH	This is the number of CK/CK# outputs to memory.	This option is based on the selected MIG tool configuration.
CKE_WIDTH	This is the number of CKE outputs to memory.	This option is based on the selected MIG tool configuration.
COL_WIDTH	This is the number of memory column address bits.	This option is based on the selected memory device.
RANK_WIDTH	This is the number of bits required to index the RANK bus and is given by $\text{ceil}(\log_2(\text{RANKS}))$ .	This option is based on the selected memory device.
ROW_WIDTH	This is the DRAM component address bus width.	This option is based on the selected memory device.
DM_WIDTH	This is the number of data mask bits.	DQ_WIDTH/8
DQ_WIDTH	This is the memory DQ bus width.	This parameter supports DQ widths from 8 to a maximum of 72 in increments of 8. The available maximum DQ width is frequency dependent on the selected memory device.
DQS_WIDTH	This is the memory DQS bus width.	DQ_WIDTH/8
BURST_MODE	This is the memory data burst length.	DDR3: "8"
BM_CNT_WIDTH	This is the number of bits required to index a bank machine and is given by $\text{ceil}(\log_2(n\text{BANK\_MACHS}))$ .	
ADDR_CMD_MODE	This parameter is used by the controller to calculate timing on the memory addr/cmd bus.	"1T"
ORDERING <sup>(3)</sup>	This option reorders received requests to optimize data throughput and latency.	"NORM": Allows the memory controller to reorder commands to memory to obtain the highest possible efficiency. "STRICT": Forces the memory controller to execute commands in the exact order received.
STARVE_LIMIT	This sets the number of times a read request can lose arbitration before the request declares itself high priority. The actual number of lost arbitrations is STARVE_LIMIT × nBANK_MACHS.	1, 2, 3, ... 10
WRLVL	This option enables write leveling calibration in DDR3 designs. For DIMM designs, this is required to be ON. For DDR3 component designs that use fly-by routing, this option should be turned ON. The value of this parameter is ignored when SIM_BYPASS_INIT_CAL is set to "SKIP".	DDR3: "ON", "OFF"

Table 1-31: 7 Series FPGA Memory Solution Configuration Parameters (Cont'd)

Parameter	Description	Options
RTT_NOM	This is the nominal ODT value.	DDR3_SDRAM: "DISABLED": RTT_NOM disabled. "120": RZQ/2 "60": RZQ/4 "40": RZ/6
RTT_WR	This is the dynamic ODT write termination used in multiple-RANK designs. For single-component designs, RTT_WR should be disabled.	DDR3_SDRAM: "OFF": RTT_NOM disabled. "120": RZQ/2 "60": RZQ/4
OUTPUT_DRV	This is the DRAM reduced output drive option.	"HIGH" "LOW"
REG_CTRL	This is the option for DIMM or unbuffered DIMM selection.	"ON": Registered DIMM "OFF": Components, SODIMMs, UDIMMs.
IODELAY_GRP	This is an ASCII character string to define an IDELAY group used in a memory design. This is used by the ISE tools to group all instantiated IDELAYs into the same bank. Unique names must be assigned when multiple IP cores are implemented on the same FPGA.	Default: "IODELAY_MIG"
ECC_TEST	This option, when set to "ON," allows the entire DRAM bus width to be accessible through the UI. For example, if DATA_WIDTH == 64, the app_rd_data width is 288.	"ON" "OFF"
PAYLOAD_WIDTH	This is the actual DQ bus used for user data.	ECC_TEST = OFF: PAYLOAD_WIDTH = DATA_WIDTH ECC_TEST = ON: PAYLOAD_WIDTH = DQ_WIDTH
DEBUG_PORT	This option enables debug signals/control.	"ON" "OFF"
TCQ	This is the clock-to-Q delay for simulation purposes.	(The value is in picoseconds.)
tCK	This is the memory tCK clock period (ps).	The value, in picoseconds, is based on the selected frequency in the MIG tool.

**Notes:**

1. The lower limit (maximum frequency) is pending characterization.
2. Core initialization during simulation can be greatly reduced by using SIM\_BYPASS\_INIT\_CAL. Three simulation modes are supported. Setting SIM\_BYPASS\_INIT\_CAL to FAST causes write leveling and read calibration to occur on only one bit per memory device. This is then used across the remaining data bits. When SIM\_BYPASS\_INIT\_CAL is set to SKIP, no read calibration occurs, and the incoming clocks and data are assumed to be aligned. SIM\_BYPASS\_INIT\_CAL should be set to OFF for implementation, or the core does not function properly.
3. When set to NORM, ORDERING enables the reordering algorithm in the memory controller. When set to STRICT, request reordering is disabled, which greatly limits throughput to the external memory device. However, it can be helpful during initial core integration because requests are processed in the order received; the user design does not need to keep track of which requests are pending and which requests have been processed.

The parameters listed in [Table 1-32](#) depend on the selected memory clock frequency, memory device, memory configuration, and FPGA speed grade. The values for these parameters are embedded in the `memc_ui_top` IP core and should not be modified in the top level. Xilinx strongly recommends that the MIG tool be rerun for different configurations.

**Table 1-32: Embedded 7 Series FPGAs Memory Solution Configuration Parameters**

Parameter	Description	Options
tFAW	This is the minimum interval of four active commands.	This value, in picoseconds, is based on the device selection in the MIG tool.
tRRD	This is the ACTIVE-to-ACTIVE minimum command period.	This value, in picoseconds, is based on the device selection in the MIG tool.
tRAS	This is the minimum ACTIVE-to-PRECHARGE period for memory.	This value, in picoseconds, is based on the device selection in the MIG tool.
tRCD	This is the ACTIVE-to-READ or -WRITE command delay.	This value, in picoseconds, is based on the device selection in the MIG tool.
tREFI	This is the average periodic refresh interval for memory.	This value, in picoseconds, is based on the device selection in the MIG tool.
tRFC	This is the REFRESH-to-ACTIVE or REFRESH-to-REFRESH command interval.	This value, in picoseconds, is based on the device selection in the MIG tool.
tRP	This is the PRECHARGE command period.	This value, in picoseconds, is based on the device selection in the MIG tool.
tRTP	This is the READ-to-PRECHARGE command delay.	This value, in picoseconds, is based on the device selection in the MIG tool.
tWTR	This is the WRITE-to-READ command delay.	This value, in picoseconds, is based on the device selection in the MIG tool.
tZQI	This is the timing window to perform the ZQCL command in DDR3 SDRAM.	This value, in CK, is based on the device selection in the MIG tool.
tZQCS	This is the timing window to perform the ZQCS command in DDR3 SDRAM.	This value, in CK, is based on the device selection in the MIG tool.
nAL	This is the additive latency in memory clock cycles.	0
CL	This is the read CAS latency. The available option is frequency dependent in the MIG tool.	DDR3: 5, 6, 7, 8, 9
CWL	This is the write CAS latency. The available option is frequency dependent in the MIG tool.	DDR3: 5, 6, 7, 8
BURST_TYPE	This is an option for the ordering of accesses within a burst.	"Sequential" "Interleaved"
IBUF_LPWR_MODE	This option enables or disables the low-power mode for the input buffers.	"ON" "OFF"
IODELAY_HP_MODE	This option enables or disables the IDELAY high-performance mode.	"ON" "OFF"
USE_DM_PORT	This is the enable data mask option used during memory write operations.	1: Enable 0: Disable

Table 1-32: Embedded 7 Series FPGAs Memory Solution Configuration Parameters (Cont'd)

Parameter	Description	Options
CK_WIDTH	This is the number of CK/CK# outputs to memory.	
DQ_CNT_WIDTH	This is ceil(log2(DQ_WIDTH)).	
DRAM_TYPE	This is the supported memory standard for the memory controller.	"DDR3"
DRAM_WIDTH	This is the DQ bus width per DRAM component.	
AL	This is the additive latency.	0
nBANK_MACHS	This is the number of bank machines. A given bank machine manages a single DRAM bank at any given time.	2, 3, 4, 5, 6, 7, 8
DATA_BUF_ADDR_WIDTH	This is the bus width of the request tag passed to the memory controller. This parameter is set to 5 for 4:1 mode and 4 for 2:1 mode.	5, 4
SLOT_0_CONFIG	This is the rank mapping.	Single-rank setting: 8'b0000_0001 Dual-rank setting: 8'b0000_0011
ECC	This is the error correction code, available in 72-bit data width configurations. ECC is not currently available.	72
RANKS	This is the number of ranks.	
DATA_WIDTH	This parameter determines the write data mask width and depends on whether or not ECC is enabled.	ECC = ON: DATA_WIDTH = DQ_WIDTH + ECC_WIDTH ECC = OFF: DATA_WIDTH = DQ_WIDTH
APP_DATA_WIDTH	This UI_INTFC parameter specifies the payload data width in the UI.	APP_DATA_WIDTH = PAYLOAD_WIDTH × 4
APP_MASK_WIDTH	This UI_INTFC parameter specifies the payload mask width in the UI.	

## Design Guidelines

Guidelines for DDR3 SDRAM designs are covered in this section.

### DDR3 SDRAM

This section describes guidelines for DDR3 SDRAM designs, including bank selection, pin allocation, pin assignments, termination, I/O standards, and trace lengths.

#### Design Rules

Memory types, memory parts, and data widths are restricted based on the selected FPGA, FPGA speed grade, and the design frequency. The final frequency ranges are subject to characterization results.

## DDR3 Component PCB Routing

Fly-by routing topology is required for the clock, address, and control lines. Fly-by means that this group of lines is routed in a daisy-chain fashion and terminated appropriately at the end of the line. The trace length of each signal within this group to a given component must be matched. The controller uses write leveling to account for the different skews between components. This technique uses fewer FPGA pins because signals do not have to be replicated.

## Pin Assignments

The MIG tool generates pin assignments for a memory interface based on physical layer rules.

## Bank and Pin Selection Guides for DDR3 Designs

Xilinx 7 series FPGAs are designed for very high-performance memory interfaces, and certain rules must be followed to use the DDR3 SDRAM physical layer. Xilinx 7 series FPGAs have dedicated logic for each DQS byte group. Four DQS byte groups are available in each 50-pin bank. Each byte group consists of a clock-capable I/O pair for the DQS and ten associated I/Os. In a typical DDR3 configuration, eight of these ten I/Os are used for the DQs, one is used for the data mask (DM), and one is left over for other signals in the memory interface. Xilinx 7 series FPGAs have dedicated clock routing for high-speed synchronization that is routed vertically within the I/O banks. Thus, DDR3 memory interfaces must be arranged in the banks vertically and not horizontally. In addition, the maximum height is three banks.

The MIG tool, when available, should be used to generate a pinout for a 7 series DDR3 interface. The MIG tool follows these rules:

- DQS signals for a byte group must be connected to the clock-capable DQS pair in the bank.
- DQ signals must be connected to the byte group pins associated with the corresponding DQS.
- Control (RAS\_N, CAS\_N, WE\_N, CS\_N) and address lines must be connected to byte groups not used for the data byte groups.
- All address/control byte groups must be in the same I/O bank. Address/control byte groups cannot be split between banks.
- The address/control byte groups must be in the middle I/O bank of interfaces that span three I/O banks.
- CK must be connected to a p-n pair in one of the control byte groups. Any p-n pair in the group is acceptable, including SRCC, MRCC, and DQSCC pins.
- RESET\_N can be connected to any available pin in the interface banks, including the VRN/VRP pins if DCI cascade is used.
- All CKE and ODT pins of an interface must be in the same bank. They cannot be spread among banks. ODT and CKE can be on VRN/VRP pins, if DCI cascade is used.
- The bank containing the CKE and ODT signals must have either an address/control byte group or an unused byte group.
- VRN and VRP are used for the digitally controlled impedance (DCI) reference for banks that support DCI. DCI cascade is permitted.
- The interface must be arranged vertically.
- No more than three banks can be used for a single interface.

- All address/control byte groups must be in the same bank.
- The system clock input must be in the same column as the memory interface. The system clock input is strongly recommended to be in the address/control bank. If this is not possible (sometimes occurs in single bank 16 bit wide designs), the system clock input must be in the bank above or below the address/control bank.
- Some Xilinx 7 series FPGAs have SLRs. Memory interfaces cannot span across SLRs. Ensure that this rule is followed for the part chosen and for any other pin-compatible parts that can also be used.

### Bank Sharing Among Controllers

No unused part of a bank used in a memory interface is permitted to be shared with another memory interface. The dedicated logic that controls all the FIFOs and phasers in a bank is designed to only operate with a single memory interface and cannot be shared with other memory interfaces.

### Pin Swapping

- Pins can be freely swapped within each byte group (data and address/control), except for the DQS pair which must be on a clock-capable DQS pair and the CK which must be on a p-n pair.
- Byte groups (data and address/control) can be freely swapped with each other.
- Pins in the address/control byte groups can be freely swapped within and between their byte groups.
- CKE and ODT can be placed on any unused pin in the bank with address/control.
- No other pin swapping is permitted.

### Internal Vref

Internal Vref can only be used for data rates of 800 Mb/s or below.

### System Clock, PLL Location, and Constraints

The PLL is required to be in the bank that supplies the clock to the memory to meet the specified interface performance. The system clock input is also strongly recommended to be in this bank. The MIG tool follows these two rules whenever possible. The exception is a 16-bit interface in a single bank where there might not be pins available for the clock input. In this case, the clock input needs to come from an adjacent bank through the frequency backbone to the PLL. The system clock input to the PLL must come from clock capable I/O.

The system clock input can only be used for an interface in the same column. The system clock input cannot be driven from another column. The additional PLL or MMCM and clock routing required for this induces too much additional jitter.

Unused outputs from the PLL can be used as clock outputs. Only the settings for these outputs can be changed. Settings related to the overall PLL behavior and the used outputs must not be disturbed.

A PLL cannot be shared among interfaces.

See [Clocking Architecture, page 67](#) for information on allowed PLL parameters.

## Configuration

The UCF contains timing, pin, and I/O standard information. The sys\_clk constraint sets the operating frequency of the interface and is set through the MIG GUI. The MIG GUI must be rerun if this needs to be altered, because other internal parameters are affected. For example:

```
NET "sys_clk_p" TNM_NET = TNM_sys_clk;
TIMESPEC "TS_sys_clk" = PERIOD "TNM_sys_clk" 1.875 ns;
```

The clk\_ref constraint sets the frequency for the IDELAY reference clock, which is typically 200 MHz. For example:

```
NET "clk_ref_p" TNM_NET = TNM_clk_ref;
TIMESPEC "TS_clk_ref" = PERIOD "TNM_clk_ref" 5 ns;
```

The I/O standards are set appropriately for the DDR3 interface with LVCMOS15, SSTL15, SSTL15\_T\_DCI, DIFF\_SSTL15, or DIFF\_SSTL15\_T\_DCI, as appropriate. LVDS\_25 is used for the system clock (sys\_clk) and I/O delay reference clock (clk\_ref). These standards can be changed, as required, for the system configuration. These signals are brought out to the top level for system connection:

- sys\_rst: This is the main system reset.
- phy\_init\_done: This signal indicates when the internal calibration is done and that the interface is ready for use.
- error: This signal is generated by the example design's traffic generator if read data does not match the write data.

These signals are all set to LVCMOS25 and can be altered as needed for the system design. They can be generated and used internally instead of being brought out to pins.

16-bit wide interfaces might need to have the system clock in a bank above or below the bank with the address/control and data. In this case, MIG puts an additional constraint in the UCF. An example is shown below:

```
NET "sys_clk_p" CLOCK_DEDICATED_ROUTE = BACKBONE;
PIN "*/u_ddr3_infrastructure/plle2_i.CLKIN1" CLOCK_DEDICATED_ROUTE =
BACKBONE;
```

This should only be used in MIG generated memory interface designs. This results in a warning listed below during PAR. This warning can be ignored.

```
WARNING:Place:1402 - A clock IOB / PLL clock component pair have been
found that are not placed at an optimal clock IOB / PLL site pair. The
clock IOB component <sys_clk_p> is placed at site <IOB_X1Y76>. The
corresponding PLL component <u_backb16/u_ddr3_infrastructure/plle2_i>
is placed at site <PLLE2_ADV_X1Y2>. The clock IO can use the fast path
between the IOB and the PLL if the IOB is placed on a Clock Capable IOB
site that has dedicated fast path to PLL sites within the same clock
region. You may want to analyze why this problem exists and correct it.
This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was
applied on COMP.PIN <sys_clk_p.PAD> allowing your design to continue.
This constraint disables all clock placer rules related to the specified
COMP.PIN. The use of this override is highly discouraged as it may lead
to very poor timing results. It is recommended that this error condition
be corrected in the design.
```

Do not drive user clocks via the I/O clocking backbone from the region(s) containing the MIG generated memory interface to CMT blocks in adjacent regions due to resource limitations. Consult the *7 Series FPGAs Clocking Resources User Guide* for more information.

The MIG tool automatically sets the Vccaux\_io constraint based on the data rate and voltage input selected. The generated UCF has additional constraints as needed for HR banks. For example:

```
NET "ddr3_dq[0]" LOC = "E16" | IOSTANDARD = SSTL15 | VCCAUX_IO = HIGH ;
# Bank: 15 - Byte: T2
NET "ddr3_dq[1]" LOC = "D17" | IOSTANDARD = SSTL15 | VCCAUX_IO = HIGH ;
# Bank: 15 - Byte: T2
```


Consult the Constraints Guide for more information.

The SCL and SDA pins are used to access the Serial Presence Detect (SPD) EEPROM located on the DIMM. These pins are not used in the current memory interface designs and are reserved for future use. The SCL and SDA pins can be used for other purposes if the user determines that access to the SPD is not required. The SPD function might be needed for dual rank DDR3 UDIMMs if it is not known whether the second rank has address mirroring. This is not supported in the current core. The DDR3 RDIMM interface uses the default values for the register on the RDIMM. This is sufficient for the current set of RDIMM parts that this interface supports. If an RDIMM is used that requires specific register programming information to be extracted from the SPD, and this register programming information is not available statically on the data sheet, then the SCL and SDA pins are required. This is not expected to occur frequently.


## Termination

These rules apply to termination for DDR3 SDRAM:

- Simulation (IBIS or other) is highly recommended. The loading of address (A, BA), command (RAS\_N, CAS\_N, WE\_N), and control (CS\_N, ODT) signals depends on various factors, such as speed requirements, termination topology, use of unbuffered DIMMs, and multiple rank DIMMs, and can be a limiting factor in reaching a performance target.
- $40\Omega$  traces and termination are required for operation at 1333 Mb/s and higher.  $50\Omega$  is acceptable below 1333 Mb/s. [Figure 1-62](#) and [Figure 1-63](#) are for 1333 Mb/s and higher.
- Unidirectional signals are to be terminated with the memory device's internal termination or a pull-up of  $40\Omega$  to  $V_{TT}$  at the load ([Figure 1-62](#)). A split  $80\Omega$  termination to  $V_{CCO}$  and a  $80\Omega$  termination to GND can be used ([Figure 1-63](#)), but takes more power. For bidirectional signals, the termination is needed at both ends of the signal. ODT should be used on the memory side. For best performance in HP banks, DCI should be used. For best performance in HR banks, IN\_TERM (internal termination) should be used. As noted above,  $50\Omega$  termination is acceptable below 1333 Mb/s.




*Figure 1-62: 40Ω Termination to  $V_{TT}$*



**Figure 1-63: 80Ω Split Termination to V<sub>CCO</sub> and GND**

- Differential signals should be terminated with the memory device's internal termination or an 80Ω differential termination at the load (Figure 1-64). For bidirectional signals, termination is needed at both ends of the signal. ODT should be used on the memory side. For best performance in HP banks, DCI should be used. For best performance in HR banks, IN\_TERM (internal termination) should be used. 100Ω termination is acceptable below 1333 Mb/s.



**Figure 1-64: 80Ω Differential Termination**

- All termination must be placed as close to the load as possible. The termination can be placed before or after the load provided that the termination is placed within a small distance of the load pin. The allowable distance can be determined by simulation.
- DCI (HR banks) or IN\_TERM (HR banks) is required at the FPGA to meet the specified performance.
- The RESET signal is not terminated. This signal should be pulled down during memory initialization with a 4.7 kΩ resistor connected to GND.
- ODT, which terminates a signal at the memory, is required. The MIG tool should be used to specify the configuration of the memory system for setting the mode register properly. See Micron technical note TN-47-01 [Ref 7] for additional details on ODT.
- ODT applies to the DQ, DQS, and DM signals only. If ODT is used, the mode register must be set appropriately to enable ODT at the memory. The default settings for the ODT for the supported configurations are listed below.

**Table 1-33: Default Settings for ODT Supported Configurations - Writes**

		Write To	FPGA DCI or IN_TERM	Slot 1		Slot 2	
Slot 1	Slot 2			Rank 1	Rank 2	Rank 1	Rank 2
SR	SR	Slot 1	off	120 Ω <sup>(1)</sup>	na	40 Ω	na
		Slot 2	off	40 Ω	na	120 Ω <sup>(1)</sup>	na

Table 1-33: Default Settings for ODT Supported Configurations - Writes

		Write To	FPGA DCI or IN_TERM	Slot 1		Slot 2	
Slot 1	Slot 2			Rank 1	Rank 2	Rank 1	Rank 2
DR	na (Single Slot)	Slot 1	off	120 Ω	ODT off	na	na
SR	na (Single Slot)	Slot 1	off	120 Ω	na	na	na

**Notes:**

1. Uses Dynamic ODT

Table 1-34: Default Settings for ODT Supported Configurations - Reads

		Write To	FPGA DCI or IN_TERM	Slot 1		Slot 2	
Slot 1	Slot 2			Rank 1	Rank 2	Rank 1	Rank 2
SR	SR	Slot 1	40 Ω	ODT off	na	40 Ω	na
		Slot 2	40 Ω	40 Ω	na	ODT off	na
DR	na (Single Slot)	Slot 1	40 Ω	ODT off	ODT off	na	na
SR	na (Single Slot)	Slot 1	40 Ω	ODT off	na	na	na

## I/O Standards

These rules apply to the I/O standard selection for DDR3 SDRAMs:

- Designs generated by the MIG tool use the SSTL15\_T\_DCI and DIFF\_SSTL15\_T\_DCI standards for all bidirectional I/O (DQ, DQS) in the High-Performance banks. In the High-Range banks, the tool uses the SSTL15 and DIFF\_SSTL15 standard with the internal termination (IN\_TERM) attribute chosen in the GUI.
- The SSTL15 and DIFF\_SSTL15 standards are used for unidirectional outputs, such as control/address, and forward memory clocks.
- LVCMOS15 is used for the RESET\_N signal driven to the DDR3 memory.

The MIG tool creates the UCF using the appropriate standard based on input from the GUI.

## Trace Lengths

The trace lengths described here are for high-speed operation. The package delay should be included when determining the effective trace length. Note that different parts in the same package have different internal package skew values. De-rate the minimum period appropriately in the MIG Controller Options page when different parts in the same package are used.

The most accurate and recommended method for determining the delay is to use the L and C values for each pin from the IBIS models. The delay value is determined as the square root of (L × C).

Alternatively, a less accurate method is to use PARTGen. The PARTGen utility generates a PKG file that contains the package trace length in microns (μm) for every pin of the device

under consideration. For example, to obtain the package delay information for the 7 series FPGA XC7K160T-FF676, this command should be issued:

```
partgen -v xc7k160tff676
```

This generates a file named `xc7k160tff676.pkg` in the current directory with package trace length information for each pin in microns. A typical 6.5 fs/micron (6.5 ps/mm) conversion formula should be used to obtain the corresponding electrical propagation delay. While applying specific trace-matching guidelines for the DDR3 SDRAM interface, this additional package delay term should be considered for the overall electrical propagation delay. Different die in the same package might have different delays for the same package pin. If this is expected, the values should be averaged appropriately. This decreases the maximum possible performance for the target device. These rules indicate the maximum electrical delays between DDR3 SDRAM signals:

- The maximum electrical delay between any DQ and its associated DQS/DQS# should be  $\pm 5$  ps.
- The maximum electrical delay between any address and control signals and the corresponding CK/CK# should be  $\pm 25$  ps.
- The maximum electrical delay of any DQS/DQS# should be less than that of CK/CK#.

DQ to DQS matching can be relaxed by the change in clock period as the frequency is lowered from the maximum. For example, if the maximum supported frequency for a configuration is 533 MHz, then the bit time at this frequency is 937.5 ps. The DQ to DQS PCB skew is allowed to be  $\pm 5$  ps. If this design is operated at 400 MHz, the bit time is 1250 ps. The change in period is 1250 minus 937.5 or 312.5 ps. Half of this is 156 ps. Thus the new skew allowed is  $\pm(156+5)$  or  $\pm 161$  ps.

Write leveling is required for both DIMMs and components. Designs using multiple components should arrange the components in a fly-by routing topology similar to a DIMM where the address, control, and clocks are shared between the components and the signal arrives at each component at a different time. The data bus routing for each component should be as short as possible. Each signal should be routed on a single PCB layer to minimize discontinuities caused by additional vias.

## Pinout Examples

[Table 1-35](#) shows an example of a 16-bit DDR3 interface contained within one bank. This example is for a component interface using a 2 Gb x16 part. If x8 components are used or a higher density part is needed that would require more address pins, these options are possible:

- An additional bank can be used.
- RESET\_N can be moved to another bank as long as timing is met. External timing for this signal is not critical and a level shifter can be used.
- DCI cascade can be used to free up the VRN/VRP pins if another bank is available for the DCI master.

Internal Vref is used in this example.

Table 1-35: 16-Bit DDR3 Interface Contained in One Bank

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
1	VRP	N/A	SE	49	
1	DQ15	D_11	P	48	
1	DQ14	D_10	N	47	
1	DQ13	D_09	P	46	
1	DQ12	D_08	N	45	
1	DQS1_P	D_07	P	44	DQSCC-P
1	DQS1_N	D_06	N	43	DQSCC-N
1	DQ11	D_05	P	42	
1	DQ10	D_04	N	41	
1	DQ9	D_03	P	40	
1	DQ8	D_02	N	39	
1	DM1	D_01	P	38	
1	CKE	D_00	N	37	
1	DQ7	C_11	P	36	
1	DQ6	C_10	N	35	
1	DQ5	C_09	P	34	
1	DQ4	C_08	N	33	
1	DQS0_P	C_07	P	32	DQSCC-P
1	DQS0_N	C_06	N	31	DQSCC-N
1	DQ3	C_05	P	30	
1	DQ2	C_04	N	29	
1	DQ1	C_03	P	28	CCIO-P
1	DQ0	C_02	N	27	CCIO-N
1	DM0	C_01	P	26	CCIO-P
1	RESET_N	C_00	N	25	CCIO-N
1	RAS_N	B_11	P	24	CCIO-P
1	CAS_N	B_10	N	23	CCIO-N
1	WE_N	B_09	P	22	CCIO-P
1	BA2	B_08	N	21	CCIO-N
1	CK_P	B_07	P	20	DQSCC-P
1	CK_N	B_06	N	19	DQSCC-N
1	BA1	B_05	P	18	

**Table 1-35: 16-Bit DDR3 Interface Contained in One Bank (Cont'd)**

<b>Bank</b>	<b>Signal Name</b>	<b>Byte Group</b>	<b>I/O Type</b>	<b>I/O Number</b>	<b>Special Designation</b>
1	BA0	B_04	N	17	
1	CS_N	B_03	P	16	
1	ODT	B_02	N	15	
1	A13	B_01	P	14	
1	A12	B_00	N	13	
1	A11	A_11	P	12	
1	A10	A_10	N	11	
1	A9	A_09	P	10	
1	A8	A_08	N	9	
1	A7	A_07	P	8	DQSCC-P
1	A6	A_06	N	7	DQSCC-N
1	A5	A_05	P	6	
1	A4	A_04	N	5	
1	A3	A_03	P	4	
1	A2	A_02	N	3	
1	A1	A_01	P	2	
1	A0	A_00	N	1	
1	VRN	N/A	SE	0	

**Table 1-36** shows an example of a 32-bit DDR3 interface contained within two banks. This example uses 2 Gb x8 components.

**Table 1-36: 32-Bit DDR3 Interface Contained in Two Banks**

<b>Bank</b>	<b>Signal Name</b>	<b>Byte Group</b>	<b>I/O Type</b>	<b>I/O Number</b>	<b>Special Designation</b>
1	VRP	N/A	SE	49	
1		D_11	P	48	
1		D_10	N	47	
1		D_09	P	46	
1		D_08	N	45	
1		D_07	P	44	DQSCC-P
1		D_06	N	43	DQSCC-N
1		D_05	P	42	
1		D_04	N	41	
1		D_03	P	40	

Table 1-36: 32-Bit DDR3 Interface Contained in Two Banks (*Cont'd*)

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
1		D_02	N	39	
1		D_01	P	38	
1		D_00	N	37	
1		C_11	P	36	
1		C_10	N	35	
1		C_09	P	34	
1		C_08	N	33	
1		C_07	P	32	DQSCC-P
1		C_06	N	31	DQSCC-N
1		C_05	P	30	
1		C_04	N	29	
1		C_03	P	28	CCIO-P
1		C_02	N	27	CCIO-N
1	CKE	C_01	P	26	CCIO-P
1	ODT	C_00	N	25	CCIO-N
1	RAS_N	B_11	P	24	CCIO-P
1	CAS_N	B_10	N	23	CCIO-N
1	WE_N	B_09	P	22	CCIO-P
1	BA2	B_08	N	21	CCIO-N
1	CK_P	B_07	P	20	DQSCC-P
1	CK_N	B_06	N	19	DQSCC-N
1	BA1	B_05	P	18	
1	BA0	B_04	N	17	
1	CS_N	B_03	P	16	
1	A14	B_02	N	15	
1	A13	B_01	P	14	
1	A12	B_00	N	13	
1	A11	A_11	P	12	
1	A10	A_10	N	11	
1	A9	A_09	P	10	
1	A8	A_08	N	9	
1	A7	A_07	P	8	DQSCC-P

Table 1-36: 32-Bit DDR3 Interface Contained in Two Banks (*Cont'd*)

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
1	A6	A_06	N	7	DQSCC-N
1	A5	A_05	P	6	
1	A4	A_04	N	5	
1	A3	A_03	P	4	
1	A2	A_02	N	3	
1	A1	A_01	P	2	
1	A0	A_00	N	1	
1	VRN	N/A	SE	0	
2	VRP	N/A	SE	49	
2	DQ31	D_11	P	48	
2	DQ30	D_10	N	47	
2	DQ29	D_09	P	46	
2	DQ28	D_08	N	45	
2	DQS3_P	D_07	P	44	DQSCC-P
2	DQS3_N	D_06	N	43	DQSCC-N
2	DQ27	D_05	P	42	
2	DQ26	D_04	N	41	
2	DQ25	D_03	P	40	
2	DQ24	D_02	N	39	
2	DM3	D_01	P	38	
2		D_00	N	37	
2	DQ23	C_11	P	36	
2	DQ22	C_10	N	35	
2	DQ21	C_09	P	34	
2	DQ20	C_08	N	33	
2	DQS2_P	C_07	P	32	DQSCC-P
2	DQS2_N	C_06	N	31	DQSCC-N
2	DQ19	C_05	P	30	
2	DQ18	C_04	N	29	
2	DQ17	C_03	P	28	CCIO-P
2	DQ16	C_02	N	27	CCIO-N
2	DM2	C_01	P	26	CCIO-P

Table 1-36: 32-Bit DDR3 Interface Contained in Two Banks (*Cont'd*)

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
2		C_00	N	25	CCIO-N
2	DQ15	B_11	P	24	CCIO-P
2	DQ14	B_10	N	23	CCIO-N
2	DQ13	B_09	P	22	CCIO-P
2	DQ12	B_08	N	21	CCIO-N
2	DQS1_P	B_07	P	20	DQSCC-P
2	DQS1_N	B_06	N	19	DQSCC-N
2	DQ11	B_05	P	18	
2	DQ10	B_04	N	17	
2	DQ9	B_03	P	16	
2	DQ8	B_02	N	15	
2	DM1	B_01	P	14	
2		B_00	N	13	
2	DQ7	A_11	P	12	
2	DQ6	A_10	N	11	
2	DQ5	A_09	P	10	
2	DQ4	A_08	N	9	
2	DQS0_P	A_07	P	8	DQSCC-P
2	DQS0_N	A_06	N	7	DQSCC-N
2	DQ3	A_05	P	6	
2	DQ2	A_04	N	5	
2	DQ1	A_03	P	4	
2	DQ0	A_02	N	3	
2	DM0	A_01	P	2	
2	RESET_N	A_00	N	1	
2	VRN	N/A	SE	0	

Table 1-37 shows an example of a 64-bit DDR3 interface contained within three banks. This example uses four 2 Gb x16 components.

Table 1-37: 64-Bit DDR3 Interface in Three Banks

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
1	VRP	N/A	SE	49	
1	DQ63	D_11	P	48	

Table 1-37: 64-Bit DDR3 Interface in Three Banks (Cont'd)

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
1	DQ62	D_10	N	47	
1	DQ61	D_09	P	46	
1	DQ60	D_08	N	45	
1	DQS7_P	D_07	P	44	DQSCC-P
1	DQS7_N	D_06	N	43	DQSCC-N
1	DQ59	D_05	P	42	
1	DQ58	D_04	N	41	
1	DQ57	D_03	P	40	
1	DQ56	D_02	N	39	
1	DM7	D_01	P	38	
1		D_00	N	37	
1	DQ55	C_11	P	36	
1	DQ54	C_10	N	35	
1	DQ53	C_09	P	34	
1	DQ52	C_08	N	33	
1	DQS6_P	C_07	P	32	DQSCC-P
1	DQS6_N	C_06	N	31	DQSCC-N
1	DQ51	C_05	P	30	
1	DQ50	C_04	N	29	
1	DQ49	C_03	P	28	CCIO-P
1	DQ48	C_02	N	27	CCIO-N
1	DM6	C_01	P	26	CCIO-P
1		C_00	N	25	CCIO-N
1	DQ47	B_11	P	24	CCIO-P
1	DQ46	B_10	N	23	CCIO-N
1	DQ45	B_09	P	22	CCIO-P
1	DQ44	B_08	N	21	CCIO-N
1	DQS5_P	B_07	P	20	DQSCC-P
1	DQS5_N	B_06	N	19	DQSCC-N
1	DQ43	B_05	P	18	
1	DQ42	B_04	N	17	
1	DQ41	B_03	P	16	

Table 1-37: 64-Bit DDR3 Interface in Three Banks (Cont'd)

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
1	DQ40	B_02	N	15	
1	DM5	B_01	P	14	
1		B_00	N	13	
1	DQ39	A_11	P	12	
1	DQ38	A_10	N	11	
1	DQ37	A_09	P	10	
1	DQ36	A_08	N	9	
1	DQS4_P	A_07	P	8	DQSCC-P
1	DQS4_N	A_06	N	7	DQSCC-N
1	DQ35	A_05	P	6	
1	DQ34	A_04	N	5	
1	DQ33	A_03	P	4	
1	DQ32	A_02	N	3	
1	DM4	A_01	P	2	
1		A_00	N	1	
1	VRN	N/A	SE	0	
2	VRP	N/A	SE	49	
2		D_11	P	48	
2		D_10	N	47	
2		D_09	P	46	
2		D_08	N	45	
2		D_07	P	44	DQSCC-P
2		D_06	N	43	DQSCC-N
2		D_05	P	42	
2		D_04	N	41	
2		D_03	P	40	
2		D_02	N	39	
2		D_01	P	38	
2		D_00	N	37	
2		C_11	P	36	
2		C_10	N	35	
2		C_09	P	34	

Table 1-37: 64-Bit DDR3 Interface in Three Banks (Cont'd)

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
2		C_08	N	33	
2		C_07	P	32	DQSCC-P
2		C_06	N	31	DQSCC-N
2		C_05	P	30	
2		C_04	N	29	
2		C_03	P	28	CCIO-P
2		C_02	N	27	CCIO-N
2		C_01	P	26	CCIO-P
2	ODT	C_00	N	25	CCIO-N
2	RAS_N	B_11	P	24	CCIO-P
2	CAS_N	B_10	N	23	CCIO-N
2	WE_N	B_09	P	22	CCIO-P
2	BA2	B_08	N	21	CCIO-N
2	CK_P	B_07	P	20	DQSCC-P
2	CK_N	B_06	N	19	DQSCC-N
2	BA1	B_05	P	18	
2	BA0	B_04	N	17	
2	CS_N	B_03	P	16	
2	CKE	B_02	N	15	
2	A13	B_01	P	14	
2	A12	B_00	N	13	
2	A11	A_11	P	12	
2	A10	A_10	N	11	
2	A9	A_09	P	10	
2	A8	A_08	N	9	
2	A7	A_07	P	8	DQSCC-P
2	A6	A_06	N	7	DQSCC-N
2	A5	A_05	P	6	
2	A4	A_04	N	5	
2	A3	A_03	P	4	
2	A2	A_02	N	3	
2	A1	A_01	P	2	

Table 1-37: 64-Bit DDR3 Interface in Three Banks (Cont'd)

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
2	A0	A_00	N	1	
2	VRN	N/A	SE	0	
3	VRP	N/A	SE	49	
3	DQ31	D_11	P	48	
3	DQ30	D_10	N	47	
3	DQ29	D_09	P	46	
3	DQ28	D_08	N	45	
3	DQS3_P	D_07	P	44	DQSCC-P
3	DQS3_N	D_06	N	43	DQSCC-N
3	DQ27	D_05	P	42	
3	DQ26	D_04	N	41	
3	DQ25	D_03	P	40	
3	DQ24	D_02	N	39	
3	DM3	D_01	P	38	
3		D_00	N	37	
3	DQ23	C_11	P	36	
3	DQ22	C_10	N	35	
3	DQ21	C_09	P	34	
3	DQ20	C_08	N	33	
3	DQS2_P	C_07	P	32	DQSCC-P
3	DQS2_N	C_06	N	31	DQSCC-N
3	DQ19	C_05	P	30	
3	DQ18	C_04	N	29	
3	DQ17	C_03	P	28	CCIO-P
3	DQ16	C_02	N	27	CCIO-N
3	DM2	C_01	P	26	CCIO-P
3		C_00	N	25	CCIO-N
3	DQ15	B_11	P	24	CCIO-P
3	DQ14	B_10	N	23	CCIO-N
3	DQ13	B_09	P	22	CCIO-P
3	DQ12	B_08	N	21	CCIO-N
3	DQS1_P	B_07	P	20	DQSCC-P

**Table 1-37: 64-Bit DDR3 Interface in Three Banks (Cont'd)**

<b>Bank</b>	<b>Signal Name</b>	<b>Byte Group</b>	<b>I/O Type</b>	<b>I/O Number</b>	<b>Special Designation</b>
3	DQS1_N	B_06	N	19	DQSCC-N
3	DQ11	B_05	P	18	
3	DQ10	B_04	N	17	
3	DQ9	B_03	P	16	
3	DQ8	B_02	N	15	
3	DM1	B_01	P	14	
3		B_00	N	13	
3	DQ7	A_11	P	12	
3	DQ6	A_10	N	11	
3	DQ5	A_09	P	10	
3	DQ4	A_08	N	9	
3	DQS0_P	A_07	P	8	DQSCC-P
3	DQS0_N	A_06	N	7	DQSCC-N
3	DQ3	A_05	P	6	
3	DQ2	A_04	N	5	
3	DQ1	A_03	P	4	
3	DQ0	A_02	N	3	
3	DM0	A_01	P	2	
3	RESET_N	A_00	N	1	
3	VRN	N/A	SE	0	

**Table 1-38** shows an example of a 72-bit DDR3 interface contained within three banks. This example is for a 4 GB UDIMM using nine 4 Gb x8 components. The serial presence detect (SPD) pins are not used here. CB[7:0] is represented as DQ[71:64] and S0# as CS\_N for consistency with the component design examples in [Table 1-35, page 120](#), [Table 1-36, page 121](#), and [Table 1-37, page 124](#).

**Table 1-38: 72-Bit DDR3 UDIMM Interface in Three Banks**

<b>Bank</b>	<b>Signal Name</b>	<b>Byte Group</b>	<b>I/O Type</b>	<b>I/O Number</b>	<b>Special Designation</b>
1	VRP	N/A	SE	49	
1	DQ63	D_11	P	48	
1	DQ62	D_10	N	47	
1	DQ61	D_09	P	46	
1	DQ60	D_08	N	45	
1	DQS7_P	D_07	P	44	DQSCC-P

Table 1-38: 72-Bit DDR3 UDIMM Interface in Three Banks (*Cont'd*)

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
1	DQS7_N	D_06	N	43	DQSCC-N
1	DQ59	D_05	P	42	
1	DQ58	D_04	N	41	
1	DQ57	D_03	P	40	
1	DQ56	D_02	N	39	
1	DM7	D_01	P	38	
1		D_00	N	37	
1	DQ55	C_11	P	36	
1	DQ54	C_10	N	35	
1	DQ53	C_09	P	34	
1	DQ52	C_08	N	33	
1	DQS6_P	C_07	P	32	DQSCC-P
1	DQS6_N	C_06	N	31	DQSCC-N
1	DQ51	C_05	P	30	
1	DQ50	C_04	N	29	
1	DQ49	C_03	P	28	CCIO-P
1	DQ48	C_02	N	27	CCIO-N
1	DM6	C_01	P	26	CCIO-P
1		C_00	N	25	CCIO-N
1	DQ47	B_11	P	24	CCIO-P
1	DQ46	B_10	N	23	CCIO-N
1	DQ45	B_09	P	22	CCIO-P
1	DQ44	B_08	N	21	CCIO-N
1	DQS5_P	B_07	P	20	DQSCC-P
1	DQS5_N	B_06	N	19	DQSCC-N
1	DQ43	B_05	P	18	
1	DQ42	B_04	N	17	
1	DQ41	B_03	P	16	
1	DQ40	B_02	N	15	
1	DM5	B_01	P	14	
1		B_00	N	13	
1	DQ39	A_11	P	12	

**Table 1-38: 72-Bit DDR3 UDIMM Interface in Three Banks (*Cont'd*)**

<b>Bank</b>	<b>Signal Name</b>	<b>Byte Group</b>	<b>I/O Type</b>	<b>I/O Number</b>	<b>Special Designation</b>
1	DQ38	A_10	N	11	
1	DQ37	A_09	P	10	
1	DQ36	A_08	N	9	
1	DQS4_P	A_07	P	8	DQSCC-P
1	DQS4_N	A_06	N	7	DQSCC-N
1	DQ35	A_05	P	6	
1	DQ34	A_04	N	5	
1	DQ33	A_03	P	4	
1	DQ32	A_02	N	3	
1	DM4	A_01	P	2	
1		A_00	N	1	
1	VRN	N/A	SE	0	
2	VRP	N/A	SE	49	
2	DQ71	D_11	P	48	
2	DQ70	D_10	N	47	
2	DQ69	D_09	P	46	
2	DQ68	D_08	N	45	
2	DQS8_P	D_07	P	44	DQSCC-P
2	DQS8_N	D_06	N	43	DQSCC-N
2	DQ67	D_05	P	42	
2	DQ66	D_04	N	41	
2	DQ65	D_03	P	40	
2	DQ64	D_02	N	39	
2	DM8	D_01	P	38	
2		D_00	N	37	
2		C_11	P	36	
2		C_10	N	35	
2		C_09	P	34	
2		C_08	N	33	
2		C_07	P	32	DQSCC-P
2		C_06	N	31	DQSCC-N
2		C_05	P	30	

Table 1-38: 72-Bit DDR3 UDIMM Interface in Three Banks (Cont'd)

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
2		C_04	N	29	
2		C_03	P	28	CCIO-P
2	ODT0	C_02	N	27	CCIO-N
2	CKE0	C_01	P	26	CCIO-P
2	CS_N0	C_00	N	25	CCIO-N
2	RAS_N	B_11	P	24	CCIO-P
2	CAS_N	B_10	N	23	CCIO-N
2	WE_N	B_09	P	22	CCIO-P
2	BA2	B_08	N	21	CCIO-N
2	CK_P	B_07	P	20	DQSCC-P
2	CK_N	B_06	N	19	DQSCC-N
2	BA1	B_05	P	18	
2	BA0	B_04	N	17	
2	A15	B_03	P	16	
2	A14	B_02	N	15	
2	A13	B_01	P	14	
2	A12	B_00	N	13	
2	A11	A_11	P	12	
2	A10	A_10	N	11	
2	A9	A_09	P	10	
2	A8	A_08	N	9	
2	A7	A_07	P	8	DQSCC-P
2	A6	A_06	N	7	DQSCC-N
2	A5	A_05	P	6	
2	A4	A_04	N	5	
2	A3	A_03	P	4	
2	A2	A_02	N	3	
2	A1	A_01	P	2	
2	A0	A_00	N	1	
2	VRN	N/A	SE	0	
3	VRP	N/A	SE	49	
3	DQ31	D_11	P	48	

Table 1-38: 72-Bit DDR3 UDIMM Interface in Three Banks (*Cont'd*)

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
3	DQ30	D_10	N	47	
3	DQ29	D_09	P	46	
3	DQ28	D_08	N	45	
3	DQS3_P	D_07	P	44	DQSCC-P
3	DQS3_N	D_06	N	43	DQSCC-N
3	DQ27	D_05	P	42	
3	DQ26	D_04	N	41	
3	DQ25	D_03	P	40	
3	DQ24	D_02	N	39	
3	DM3	D_01	P	38	
3		D_00	N	37	
3	DQ23	C_11	P	36	
3	DQ22	C_10	N	35	
3	DQ21	C_09	P	34	
3	DQ20	C_08	N	33	
3	DQS2_P	C_07	P	32	DQSCC-P
3	DQS2_N	C_06	N	31	DQSCC-N
3	DQ19	C_05	P	30	
3	DQ18	C_04	N	29	
3	DQ17	C_03	P	28	CCIO-P
3	DQ16	C_02	N	27	CCIO-N
3	DM2	C_01	P	26	CCIO-P
3		C_00	N	25	CCIO-N
3	DQ15	B_11	P	24	CCIO-P
3	DQ14	B_10	N	23	CCIO-N
3	DQ13	B_09	P	22	CCIO-P
3	DQ12	B_08	N	21	CCIO-N
3	DQS1_P	B_07	P	20	DQSCC-P
3	DQS1_N	B_06	N	19	DQSCC-N
3	DQ11	B_05	P	18	
3	DQ10	B_04	N	17	
3	DQ9	B_03	P	16	

Table 1-38: 72-Bit DDR3 UDIMM Interface in Three Banks (Cont'd)

Bank	Signal Name	Byte Group	I/O Type	I/O Number	Special Designation
3	DQ8	B_02	N	15	
3	DM1	B_01	P	14	
3		B_00	N	13	
3	DQ7	A_11	P	12	
3	DQ6	A_10	N	11	
3	DQ5	A_09	P	10	
3	DQ4	A_08	N	9	
3	DQS0_P	A_07	P	8	DQSCC-P
3	DQS0_N	A_06	N	7	DQSCC-N
3	DQ3	A_05	P	6	
3	DQ2	A_04	N	5	
3	DQ1	A_03	P	4	
3	DQ0	A_02	N	3	
3	DM0	A_01	P	2	
3	RESET_N	A_00	N	1	
3	VRN	N/A	SE	0	

## Supported Devices for 7 Series FPGAs

Designs generated using the MIG tool are independent of memory package. Thus, the package part of the memory component part number is replaced with XX, where XX indicates a ‘don’t care’ condition.

[Table 1-39](#) lists memory devices supported by the tool for 7 series FPGA DDR3 designs.

**Table 1-39: Supported Components for DDR3 SDRAM**

Components	Packages
MT41J128M8XX-15E	JP, HA, HX, JT
MT41J128M16XX-15E	JP, HA, HX, JT
MT41J128M16XX-187E	JP, HA, HX, JT
MT41J128M8XX-125	JP, HA, HX, JT
MT41J256M8XX-187E	JP, HA, HX, JT
MT41J256M8XX-15E	JP, HA, HX, JT
MT41J128M8XX-125E	JP, HA, HX, JT
MT41J128M8XX-15E	JP, HA, HX, JT
MT41J128M16-15E	JP, HA, HX, JT
MT41J128M16-187E	JP, HA, HX, JT
MT41J128M16-125	JP, HA, HX, JT
MT41J64M16-15E	JP, HA, HX, JT



# *QDRII+ Memory Interface Solution*

---

## Introduction

The QDRII+ SRAM memory interface solution is a physical layer for interfacing Xilinx® 7 series FPGAs user designs to QDRII+ SRAM devices. QDRII+ SRAMs are the latest generation of QDR SRAM devices that offer high-speed data transfers on separate read and write buses on the rising and falling edges of the clock. These memory devices are used in high-performance systems as temporary data storage, such as:

- Look-up tables in networking systems
- Packet buffers in network switches
- Cache memory in high-speed computing
- Data buffers in high-performance testers

The QDRII+ SRAM memory solutions core is a PHY that takes simple user commands, converts them to the QDRII+ protocol, and provides the converted commands to the memory. The PHY's half-frequency design enables the user to provide one read and one write request per cycle eliminating the need for a memory controller and the associated overhead, thereby reducing the latency through the core. Unique capabilities of the 7 series family allow the PHY to maximize performance and simplify read data capture within the FPGA. The full solution is complete with a synthesizable reference design.

This chapter describes the core architecture and information about using, customizing, and simulating a LogiCORE™ IP QDRII+ SRAM memory interface core for the 7 series FPGAs. Although this soft memory controller core is a fully verified solution with guaranteed performance, termination and trace routing rules for PCB design need to be followed to have the best possible design. For detailed board design guidelines, see [Design Guidelines, page 179](#).

**Note:** QDRII+ SRAM designs currently do not support memory-mapped AXI4 interfaces.

For detailed information and updates about the 7 series FPGAs QDRII+ SRAM memory interface core, see the Xilinx 7 series FPGA data sheets [\[Ref 15\]](#).

## Getting Started with the CORE Generator Software

This section is a step-by-step guide for using the CORE Generator™ software to generate a QDRII+ SRAM memory interface in a 7 series FPGA, run the design through implementation with the Xilinx tools, and simulate the example design using the synthesizable test bench provided.

### System Requirements

- ISE® Design Suite, version 13.2


## Customizing and Generating the Core

### Generation through Graphical User Interface

The Memory Interface Generator (MIG) is a self-explanatory wizard tool that can be invoked under the CORE Generator software. This section is intended to help in understanding the various steps involved in using the MIG tool.


These steps should be followed to generate a 7 series FPGAs QDRII+ SRAM design:

1. To launch the MIG tool from the CORE Generator software, type **mig** in the search IP catalog box ([Figure 2-1](#)).



*Figure 2-1: Xilinx CORE Generator Software*

2. Choose **File → New Project** to open the New Project dialog box. Create a new project named **7Series\_MIG\_Example\_Design** ([Figure 2-2](#)).



*Figure 2-2: New CORE Generator Software Project*

3. Enter a project name and location. Click **Save** (Figure 2-3).




Figure 2-3: New Project Menu

4. Select these project options for the part (Figure 2-4):

- Select the target Kintex™-7 or Virtex®-7 device.




Figure 2-4: CORE Generator Software Device Selection Page

5. Select **Verilog** as the Design Entry Option and **ISE** for the Vendor Flow Setting. Click **OK** to finish the Project Options setup ([Figure 2-5](#)).




Figure 2-5: CORE Generator Software Design Flow Setting Page

6. Select **MIG 7 Series 1.2** (Figure 2-6).





Figure 2-6: 7 Series\_MIG Design Project Page

7. The options screen in the CORE Generator software displays the details of the selected CORE Generator software options that are selected before invoking the MIG tool ([Figure 2-7](#)).




**Figure 2-7: 7 Series FPGA Memory Interface Generator Front Page**

8. Click **Next** to display the **Output Options** page.

## MIG Output Options

1. Select the **Create Design** radio button to create a new memory controller design. Enter a component name in the Component Name field ([Figure 2-8](#)).



*Figure 2-8: MIG Output Options*

MIG outputs are generated with the folder name <component\_name>.

**Note:** Only alphanumeric characters can be used for <component\_name>. Special characters cannot be used. This name should always start with an alphabetical character and can end with an alphanumeric character.

When invoked from XPS, the component name is corrected to be the IP instance name from XPS.

2. Click **Next** to display the **Pin Compatible FPGAs** page.

## Pin Compatible FPGAs

The **Pin Compatible FPGAs** page lists FPGAs in the selected family having the same package. If the generated pinout from the MIG tool needs to be compatible with any of these other FPGAs, this option should be used to select the FPGAs with which the pinout has to be compatible (Figure 2-9).




Figure 2-9: Pin-Compatible 7 Series FPGAs

1. Select any of the compatible FPGAs in the list. Only the common pins between the target and selected FPGAs are used by the MIG tool. The name in the text box signifies the target FPGA selected.
2. Click **Next** to display the **Memory Selection** page.

## Creating the 7 Series FPGA QDRII+ SRAM Memory Design

### Memory Selection

This page displays all memory types that are supported by the selected FPGA family.

1. Select the QDRII+ SRAM controller type.
2. Click **Next** to display the **Controller Options** page




Figure 2-10: **Memory Selection Page**

QDRII+ SRAM designs do not support memory-mapped AXI4 interfaces.

## Controller Options

This page shows the various controller options that can be selected.




Figure 2-11: Controller Options Page

- **Frequency:** This feature indicates the operating frequency for all the controllers. The frequency block is limited by factors such as the selected FPGA and device speed grade.
- **Vccaux\_io:** Vccaux\_io is set based on the period/frequency setting. 2.0V is required at the highest frequency settings in the High Performance column. The MIG tool automatically selects 2.0V when required. Either 1.8 or 2.0V can be used at lower frequencies. Groups of banks share the Vccaux\_io supply. See the *7 Series FPGAs SelectIO Resources User Guide* [Ref 1] for more information.
- **Memory Part:** This option selects the memory part for the design. Selections can be made from the list, or if the part is not listed, a new part can be created (Create Custom Part). QDRII+ SRAM devices of read latency 2.0 and 2.5 clock cycles are supported by the design. If a desired part is not available in the list, the user can

generate or create an equivalent device and then modify the output to support the desired memory device.

- **Data Width:** The data width value can be selected here based on the memory part selected. The MIG tool supports values in multiples of the individual device data widths.
- **Latency Mode:** If fixed latency through the core is needed, the **Fixed Latency Mode** option allows the user to select the desired latency. This option can be used if the user design needs a read response returned in a predictable number of clock cycles. To use this mode, select the **Fixed Latency Mode** box. After enabling fixed latency, the pull-down box allows the user to select the number of cycles until the read response is returned to the user. This value ranges from 21 to 30 cycles. Based on actual hardware conditions, if the latency seen through the system is higher, this value needs to be modified accordingly by the user in the top level RTL file. If **Fixed Latency Mode** is not used, the core uses the minimum number of cycles through the system.
- **Memory Details:** The bottom of the **Controller Options** page. [Figure 2-12](#) displays the details for the selected memory configuration.

**Memory Details:** 72Mb, x18, Address:20, Burst Length:4

*Figure 2-12: Selected Memory Configuration Details*

### Create Custom Part

1. On the **Controller Options** page select the appropriate frequency. Either use the spin box or enter a valid value using the keyboard. Values entered are restricted based on the minimum and maximum frequencies supported.
2. Select the appropriate **Memory Part** from the list. If the required part or its equivalent is unavailable, a new memory part can be created. To create a custom part, click the **Create Custom Part** button below the **Memory Part** pull-down menu. A new page appears, as shown in [Figure 2-13](#).




Figure 2-13: Create Custom Part Page

The **Create Custom Part** page includes all the specifications of the memory component selected in the **Select Base Part** pull-down menu.

1. Enter the appropriate **Memory Part Name** in the text box
2. Select the suitable base part from the **Select Base Part** list
3. Edit the value column as needed
4. Select a suitable value for the Row Address.
5. After editing the required fields, click the **Save** button. The new part is saved with the selected name. This new part is added in the **Memory Parts** list on the **Controller Options** page. It is also saved into the database for reuse and to produce the design.
6. Click **Next** to display the **FPGA Options** page.

## FPGA Options

Figure 2-14 shows the FPGA Options page.




Figure 2-14: FPGA Options Page

- **System Clock.** This option selects the input clock type: single-ended or differential. Click **Next** to display the **Extended FPGA Options** page.

## Extended FPGA Options

Figure 2-15 shows the Extended FPGA Options page.




Figure 2-15: Extended FPGA Options Page

- **Digitally Controlled Impedance (DCI):** When selected, this option internally terminates the signals from the QDRII+ SRAM read path. DCI is available in the High Performance Banks.
- **Internal Termination for High Range Banks.** The internal termination option can be set to 40, 50, or 60Ω or disabled. This termination is for the read datapath from the QDRII+ SRAM. This selection is only for High Range banks.
- **Pin/Bank Selection Mode:** This allows the user to specify an existing pinout and generate the RTL for this pinout or pick banks for a new design. Figure 2-16 shows the options for using an existing pinout. The user must assign the appropriate pins for each signal. A choice of each bank is available to narrow down the list of pins. It is not mandatory to select the banks prior to selection of the pins. Click **Validate** to check against the MIG pinout rules. One cannot proceed until the MIG DRC has been validated by clicking the **Validate** button




Figure 2-16: Pin/Bank Selection Mode

## Bank Selection

This feature allows the selection of bytes for the memory interface. Bytes can be selected for different classes of memory signals, such as:

- Address and control signals
- Data Read signals
- Data Write signals

For customized settings, click **Deselect Banks** and select the appropriate bank and memory signals. Click **Next** to move to the next page if the default setting is used. To unselect the banks that are selected, click the **Deselect Banks** button. To restore the defaults, click the **Restore Defaults** button. Vccaux\_io groups are shown for HP banks in devices with these groups using dashed lines. Vccaux\_io is common to all banks in these groups. The memory interface must have the same Vccaux\_io for all banks used in the interface. MIG automatically sets the VCCAUX\_IO constraint appropriately for the data rate requested.

Super Logic Regions are indicated by a number in the header in each bank in devices with these regions, for example, "SLR 1". Interfaces cannot span across Super Logic Regions. Not all devices have Super Logic Regions.




Figure 2-17: Bank Selection Page

## System Pins Selection

Select the pins for the system signals on this page. The MIG tool allows the selection of either external pins or internal connections, as desired.




Figure 2-18: System Pins Selection Page

- **sys\_clk:** This is the system clock input for the memory interface and is typically connected to a low-jitter external clock source. Either a single input or a differential pair can be selected based on the **System Clock** selection in the **FPGA Options** page (Figure 2-14). The **sys\_clk** input must be in the same column as the memory interface. If this pin is connected in the same banks as the memory interface, the MIG tool selects an I/O standard compatible with the interface, such as DIFF\_SSTL15 or SSTL15. If **sys\_clk** is not connected in a memory interface bank, the MIG tool selects an appropriate standard such as LVCMOS18 or LVDS. The UCF can be modified as desired after generation.
- **clk\_ref:** This is the reference frequency input for the IDELAY control. This is a 200 MHz input. The **clk\_ref** input can be generated internally or connected to an external source. A single input or a differential pair can be selected based on the **System Clock** selection in the **FPGA Options** page (Figure 2-14). The I/O standard is selected in a similar way as **sys\_clk** above.

- **sys\_rst**: This is the system reset input that can be generated internally or driven from a pin. The MIG tool selects an appropriate I/O standard for the input such as SSTL15 if the input is within the interface banks, and LVCMOS18 if it is not.
- **cal\_done**: This output indicates that the memory initialization and calibration is complete and that the interface is ready to use. The cal\_done signal is normally only used internally, but can be brought out to a pin if desired.
- **error**: This output indicates that the traffic generator in the example design has detected a data compare error. This signal is only generated in the example design and is not part of the user design. This signal is not typically brought out to a pin but can be, if desired.

Click **Next** to display the **Summary** page.

## Summary

This page provides the complete details about the 7 series FPGA memory core selection, interface parameters, CORE Generator software options, and FPGA options of the active project.




Figure 2-19: Summary Page

Click **Next** to move to **PCB Information** page.

## PCB Information

This page displays the PCB-related information to be considered while designing the board that uses the MIG tool generated designs. Click **Next** to move to the **Design Notes** page.

## Design Notes

Click the **Generate** button to generate the design files. The MIG tool generates two output directories: `example_design` and `user_design`. After generating the design, the MIG GUI closes.

## Finish

After the design is generated, a README page is displayed with additional useful information.

Click **Close** to complete the MIG tool flow.

## MIG Directory Structure and File Descriptions

This section explains the MIG tool directory structure and provides detailed output file descriptions.

### Output Directory Structure

The MIG tool places all output files and directories in a folder called `<component_name>`, where `<component_name>` was specified on the [MIG Output Options, page 144](#) of the MIG design creation flow.

[Figure 2-20](#) shows the output directory structure for the memory controller design. There are three folders created within the `<component_name>` directory:

- `docs`
- `example_design`
- `user_design`




Figure 2-20: MIG Directory Structure

## Directory and File Contents

The 7 series FPGAs core directories and their associated files are listed in this section.

### **<component name>/docs**

The docs folder contains the PDF documentation.

### **<component name>/example\_design/**

The example\_design directory structure contains all necessary RTL, constraints, and script files for simulation and implementation of the complete MIG example design with a test bench. The optional ChipScope™ tool module is also included in this directory structure.

[Table 2-1](#) lists the files in the example\_design/rtl directory.

*Table 2-1: Files in example\_design/rtl Directory*

Name	Description
example_top.v	This top-level module serves as an example for connecting the user design to the 7 series FPGA memory interface core.

[Table 2-2](#) lists the files in the example\_design/rtl/tb directory.

**Table 2-2: Files in example\_design/rfl/tb Directory**

Name	Description
tb_addr_gen.v	Generates the write and read test memory addresses.
tb_cmp_data.v	Generates the compare data and compares the write data against the captured read data.
tb_cmp_data_bits.v	Incorporates a one bit comparison scheme.
tb_data_gen.v	Generates test write data for the memory interface
tb_top.v	Serves as the top level synthesizable user backend module
tb_wr_rd_sm.v	generates writes and read commands emulating the user backend

Table 2-3 lists the files in the example\_design/sim directory.

**Table 2-3: Files in example\_design/sim Directory**

Name	Description
sim.do	This is the ModelSim simulator script file.
sim_tb_top.v	This file is the simulation top-level file.

Table 2-4 lists the files in the example\_design/par directory.

**Table 2-4: Files in the example\_design/par Directory**

Name	Description
example_top.ucf	This file is the UCF for the core of the example design.
create_ise.bat	The user double-clicks this file to create an ISE tool project. The generated ISE tool project contains the recommended build options for the design. To run the project in GUI mode, the user double-clicks the ISE tool project file to open up the ISE tool in GUI mode with all project settings.
ise_flow.bat	This script file runs the design through synthesis, build, map, and par. It sets all the required options. Users should refer to this file for the recommended build options for the design.
rem_files.bat	Removes all the implementation files generated during implementation
set_ise_prop.tcl	List of properties to ISE tool
xst_options.txt	List of properties to synthesis tool
ila_cg.xco, icon_cg.xco, vio_cg.xco	XCO files for ChipScope modules to be generated when debug is enabled

**Caution!** The ise\_flow.bat file in the par folder of the <component name> directory contains the recommended build options for the design. Failure to follow the recommended build options could produce unexpected results.

**Table 2-5** lists the files in the example\_design/synth directory.

**Table 2-5: Files in the example\_design/synth Directory**

Name	Description
example_top.prj	Lists all the RTL files to be compiled by XST tool

#### **<component\_name>/user\_design/**

This directory contains the memory controller RTL files that are instantiated in the example design and a UCF.

**Table 2-6** lists the files in the user\_design/rtl directory

**Table 2-6: Files in the user\_design/rtl Directory**

Name	Description
<component_name>.v	This top level module servers as an example for connecting the user design to the 7 series FPGA QDRII+ SRAM memory interface core.

**Table 2-7** lists the files in the user\_design/rtl/clocking directory.

**Table 2-7: Files in the user\_design/rtl/clocking Directory**

Name	Description
infrastructure.v	This module helps in clock generation and distribution.
clk_ibuf.v	This module instantiates the system clock input buffers.
iodelay_ctrl.v	This module instantiates the IDELAYCTRL primitive needed for IODELAY use.

**Table 2-8** lists the files in the user\_design/rtl/phy directory:

**Table 2-8: Files in the user\_design/rtl/phy**

Name	Description
qdr_phy_top.v	This is the top-level module for the physical layer.
phy_write_top.v	This is the top-level wrapper for the write path.
phy_read_top.v	This is the top-level of the read path.
mc_phy.v	This module is a parameterizable wrapper instantiating up to three I/O banks each with 4-lane PHY primitives.
phy_write_init_sm.v	This module contains the logic for the initialization state machine.
phy_write_control_io.v	This module contains the logic for the control signals going to the memory.
phy_write_data_io.v	This module contains the logic for the data and byte writes going to the memory.
prbs_gen.v	This PRBS module uses a many-to-one feedback mechanism for 2n sequence generation.
phy_ck_addr_cmd_delay.v	This module contains the logic to provide the required delay on the address and control signals
phy_rdlvl.v	This module contains the logic for stage 1calibration.

**Table 2-8: Files in the user\_design/rtl/phy (Cont'd)**

Name	Description
phy_read_stage2_cal.v	This module contains the logic for stage 2 calibration.
phy_read_data_align.v	This module realigns the incoming data.
phy_read_vld_gen.v	This module contains the logic to generate the valid signal for the read data returned on the user interface.
qdr_phy_byte_lane_map.v	This wrapper file handles the vector remapping between the mc_phy module ports and the user's memory ports.
phy_4lanes.v	This module is the parameterizable 4-lane PHY in an I/O bank.
byte_lane.v	This module contains the primitive instantiations required within an output or input byte lane.
byte_group_io.v	This module contains the parameterizable I/O Logic instantiations and the I/O terminations for a single byte lane.

Table 2-9 lists the files in the user\_design/ucf directory.

**Table 2-9: Files in the user\_design/ucf Directory**

Name	Description
<component name>.ucf	This file is the UCF for the core of the user design.

## Verify Pin Changes and Update Design

This feature verifies the input UCF for bank selections, byte selections, and pin allocation. It also generates errors and warnings in a separate dialog when the user clicks on the **Validate** button on the page. This feature is useful to verify the UCF for any pinout changes made after the design is generated from the MIG tool. The user must load the MIG generated .prj file, the original .prj file without any modifications. In the CORE Generator tool, the recustomization option should be selected to reload the project. The design is allowed to generate only when the MIG DRC is met. Ignore warnings about validating the pinout, which is the intent. Just validating the UCF is not sufficient; it is mandatory to proceed with design generation to get the UCF with updated clock and phaser-related constraints and RTL top-level module for various updated Map parameters.

Here are the rules verified from the input UCF:

- If a pin is allocated to more than one signal, the tool reports an error. Further verification is not done if the UCF does not adhere to the uniqueness property.
- Verified common rules:
  - The interface can span across a maximum of three consecutive banks.
  - Interface banks should reside in the same column of the FPGA.
  - Interface banks should be either High Performance (HP) or High Range (HR). HP banks are used for the high frequencies.
  - The chosen interface banks should have the same SLR region if the chosen device is of Stacked Silicon Interconnect Technology (SSIT).


- VREF I/Os should be used as GPIOs when an internal VREF is used or if there are no inout and input ports in a bank.
- The I/O standard of each signal is verified as per the configuration chosen.
- The VCCAUX I/O of each signal is verified and provides a warning message if the provided VCCAUX I/O is not valid.
- Verified data read pin rules:
  - Pins related to one component should be allocated in one bank only.
  - The strobe pair (CQ) should be allocated to either the MRCC P or the MRCC N pin.
  - Read data pins cannot span more than the required byte lanes. For example, an 18-bit component should occupy only 2 byte lanes.
  - A byte lane should contain pins of only one read byte, for example, Q[0-8] or Q[9-17].
  - A byte lane should not contain pins of more than one component.
  - An FPGA byte lane should not contain pins related to two different strobe sets.
  - VREF I/O can be used only when the internal VREF is chosen.
- Verified data write pin rules:
  - Pins related to one component should be allocated in only one bank.
  - Write clocks (K/K#) pairs should be allocated to the DQS CC I/Os.
  - Write data pins cannot span more than the required byte lanes. For example, an 18-bit component should occupy only 2 byte lanes.
  - A byte lane should not contain pins of more than one component.
  - A byte lane should contain pins of only one write byte, for example, D[0-8] or D[9-17].
  - Irrespective of internal Vref usage, VREF pins can be used as GPIOs unless the bank contains other input signals.
- Verified address pin rules:
  - Address signals cannot mix with data bytes except for the qdriip\_dll\_off\_n signal.
  - It can use any number of isolated byte lanes
- Verified system pin rules:
  - System clock:
    - These pins should be allocated to either SR/MR CC I/O pair.
    - These pins must be allocated in the Memory banks column.
    - If the selected system clock type is single-ended, need to check whether the reference voltage pins are unallocated in the bank or internal VREF is used
  - Reference clock:
    - These pins should be allocated to either SR/MR CC I/O pair.
    - If the selected system clock type is single-ended, need to check whether the reference voltage pins are unallocated in the bank or internal VREF is used.
  - Status signals:
    - The sys\_rst signal should be allocated in the bank where the VREF I/O is unallocated or internal VREF is used.

- These signals should be allocated in the non-memory banks because the I/O standard is not compatible. The I/O standard type should be LVCMOS with the I/O voltage at 1.8V.
- These signals can be allocated in any of the columns (there is no hard requirement because these signals should reside in a memory column); however, it is better to allocate closer to the chosen memory banks.

## Core Architecture

### Overview


[Figure 2-21](#) shows a high-level block diagram of the 7 series FPGA QDRII+ SRAM memory interface solution. This figure shows both the internal FPGA connections to the client interface for initiating read and write commands, and the external interface to the memory device.



*Figure 2-21: High-Level Block Diagram of QDRII+ Interface Solution*

The PHY is composed of these elements, as shown in [Figure 2-22](#):

- User interface
- Physical interface
  - a. Write path
  - b. Read datapath



UG586\_c2\_35\_012411

**Figure 2-22: Components of the QDR II+ SRAM Memory Interface Solution**

The client interface (also known as the user interface) uses a simple protocol based entirely on single data rate (SDR) signals to make read and write requests. See [User Interface](#) for more details about this protocol. The physical interface generating the proper timing relationships and DDR signaling to communicate with the external memory device, while conforming to QDR II+ protocol and timing requirements. See [Physical Interface](#) for more details.

Within the PHY, logic is broken up into read and write paths. The write path generates the QDR II+ signaling for generating read and write requests. This includes control signals,

address, data, and byte writes. The read path is responsible for calibration and providing read responses back to the user with a corresponding valid signal. See [Calibration](#) for more details about this process.

## User Interface

The client interface connects the 7 series FPGA user design to the QDRII+ SRAM memory solutions core to simplify interactions between the user and the external memory device.

### Command Request Signals

The client interface provides a set of signals used to issue a read or write command to the memory device. These signals are summarized in Table 2-9. To accommodate for burst length 4 devices, the client interface contains ports for two read and two write transactions. When using burst length 4, only the ports ending in 0 should be used.

**Table 2-10: Client Interface Request Signals**


Signal	Direction	Description
user_cal_done	Output	<b>Calibration Done.</b> This signal indicates to the user design that read calibration is complete and the user can now initiate read and write requests from the client interface.
user_rd_addr0[ADDR_WIDTH – 1:0]	Input	<b>Read Address.</b> This bus provides the address to use for a read request. It is valid when user_rd_cmd0 is asserted.
user_rd_cmd0	Input	<b>Read Command.</b> This signal is used to issue a read request and indicates that the address on port 0 is valid.
user_rd_data0[DATA_WIDTH × BURST_LEN – 1:0]	Output	<b>Read Data.</b> This bus carries the data read back from the read command issued on user_rd_cmd0.
user_rd_valid0	Output	<b>Read Valid.</b> This signal indicates that data read back from memory is now available on user_rd_data0 and should be sampled.
user_rd_addr1[ADDR_WIDTH – 1:0]	Input	<b>Read Address.</b> This bus provides the address to use for a read request. It is valid when user_rd_cmd1 is asserted.
user_rd_cmd1	Input	<b>Read Command.</b> This signal is used to issue a read request and indicates that the address on port 1 is valid.
user_rd_data1[DATA_WIDTH × 2 – 1:0]	Output	<b>Read Data.</b> This bus carries the data read back from the read command issued on user_rd_cmd1.
user_rd_valid1	Output	<b>Read Valid.</b> This signal indicates that data read back from memory is now available on user_rd_data1 and should be sampled.
user_wr_addr0[ADDR_WIDTH – 1:0]	Input	<b>Write Address.</b> This bus provides the address for a write request. It is valid when user_wr_cmd0 is asserted.

Table 2-10: Client Interface Request Signals (Cont'd)

Signal	Direction	Description
user_wr_bw_n0[BW_WIDTH × BURST_LEN – 1:0]	Input	<b>Write Byte Writes.</b> This bus provides the byte writes to use for a write request. It is valid when user_wr_cmd0 is asserted. These enables are active Low.
user_wr_cmd0	Input	<b>Write Command.</b> This signal is used to issue a write request and indicates that the corresponding sideband signals on write port 0 are valid.
user_wr_data0[DATA_WIDTH × BURST_LEN – 1:0]	Input	<b>Write Data.</b> This bus provides the data to use for a write request. It is valid when user_wr_cmd0 is asserted.
user_wr_addr1[ADDR_WIDTH – 1:0]	Input	<b>Write Address.</b> This bus provides the address for a write request. It is valid when user_wr_cmd1 is asserted.
user_wr_bw_n1[BW_WIDTH × 2 – 1:0]	Input	<b>Write Byte Writes.</b> This bus provides the byte writes to use for a write request. It is valid when user_wr_cmd1 is asserted. These enables are active Low.
user_wr_cmd1	Input	<b>Write Command.</b> This signal is used to issue a write request and indicates that the corresponding sideband signals on write port 1 are valid.
user_wr_data1[DATA_WIDTH × 2 – 1:0]	Input	<b>Write Data.</b> This bus provides the data to use for a write request. It is valid when user_wr_cmd1 is asserted.

### Interfacing with the Core through the Client Interface

The client interface protocol is the same for using the port 0 or port 1 interface signals and is shown in [Figure 2-23](#).



UG586\_c2\_36\_012511

Figure 2-23: Components of the QDRII+ SRAM Memory Interface Solution

Before any requests can be made, the user\_cal\_done signal must be asserted High, as shown in [Figure 2-23](#), no read or write requests can take place, and the assertion of

`user_wr_cmd` or `user_rd_cmd` on the client interface is ignored. A write request is issued by asserting `user_wr_cmd` as a single cycle pulse. At this time, the `user_wr_addr`, `user_wr_data`, and `user_wr_bw_n` signals must be valid. On the following cycle, a read request is issued by asserting `user_rd_cmd` for a single cycle pulse. At this time, `user_rd_addr` must be valid. After one cycle of idle time, a read and write request are both asserted on the same clock cycle. In this case, the read to the memory occurs first, followed by the write.

[Figure 2-23](#) also shows data returning from the memory device to the user design. The `user_rd_vld` signal is asserted, indicating that `user_rd_data` is now valid. This should be sampled on the same cycle that `user_rd_vld` is asserted because the core does not buffer returning data. This functionality can be added in by the user, if desired. The data returned is not necessarily from the read commands shown in [Figure 2-23](#) and is solely to demonstrate protocol.

## Clocking Architecture

The PHY design requires that a PLL module be used to generate various clocks. Both global and local clock networks are used to distribute the clock throughout the design.

The clock generation and distribution circuitry and networks drive blocks within the PHY that can be divided roughly into four separate general functions:

- Internal FPGA logic
- Write path (output) logic
- Read path (input) and delay logic
- IDELAY reference clock (200 MHz)

One PLL is required for the PHY. The PLL is used to generate the clocks for most of the internal logic, the input clocks to the phasers, and a synchronization pulse required to keep the PHASER blocks synchronized in a multi-I/O bank implementation.

The PHASER blocks require 3 clocks, a memory reference clock, a frequency reference clock and a phase reference clock from the PLL. The memory reference clock is required to be at the same frequency as that of the QDRII+ memory interface clock. The frequency reference clock must be either 2x or 4x the memory clock frequency such that it meets the frequency range requirement of 400 MHz to 1066 MHz. The phase reference clock is used in the read banks, and is generated using the memory read clock (`CQ/CQ#`) routed internally and provided to the Phaser logic to assist with data capture.

The internal fabric clock generated by the PLL is clocked by a global clocking resource at half the frequency of the QDII+ memory frequency.

A 200 MHz IDELAY reference clock must be supplied to the IDELAYCTRL module. The IDELAYCTRL module continuously calibrates the IDELAY elements in the I/O region to account for varying environmental conditions. The IP core assumes an external clock signal is driving the IDELAYCTRL module. If a PLL clock drives the IDELAYCTRL input clock, the PLL lock signal needs to be incorporated in the `rst_tmp_idelay` signal inside the IODELAY\_CTRL module. This ensures that the clock is stable before being used.

[Table 2-11](#) lists the signals used in the infrastructure module that provides the necessary clocks and reset signals required in the design.

**Table 2-11: Infrastructure Clocking and Reset Signals**

<b>Signal</b>	<b>Direction</b>	<b>Description</b>
mmcm_clk	Input	System clock input
sys_rst	Input	Core reset from user application
iodelay_ctrl_rdy	Input	IDELAYCTRL lock status
clk	Output	Half frequency fabric clock
mem_refclk	Output	PLL output clock at same frequency as the memory clock
freq_refclk	Output	PLL output clock to provide the FREQREFCLK input to the Phaser. The freq_refclk is generated such that its frequency in the range of 400 MHz - 1066 MHz
sync_pulse	Output	PLL output generated at 1/16 of mem_Refclk and is a synchronization signal sent to the PHY Hard blocks that are used in a multi-bank implementation
pll_locked	Output	Locked output from PLLE2_ADV
rstdiv0	Output	Reset output synchronized to internal fabric half frequency clock.

## Physical Interface

The physical interface is the connection from the FPGA memory interface solution to an external QDRII+ SRAM device. The I/O signals for this interface are shown in [Table 2-12](#). These signals can be directly connected to the corresponding signals on the QDRII+ SRAM device.

**Table 2-12: Physical Interface Signals**

<b>Signal</b>	<b>Direction</b>	<b>Description</b>
qdr_cq_n	Input	<b>QDR CQ#.</b> This is the echo clock returned from the memory derived from qdr_k_n.
qdr_cq_p	Input	<b>QDR CQ.</b> This is the echo clock returned from the memory derived from qdr_k_p.
qdr_d	Output	<b>QDR Data.</b> This is the write data from the PHY to the QDR II+ memory device.
qdr_dll_off_n	Output	<b>QDR DLL Off.</b> This signal turns off the DLL in the memory device.
qdr_bw_n	Output	<b>QDR Byte Write.</b> This is the byte write signal from the PHY to the QDRII+ SRAM device.
qdr_k_n	Output	<b>QDR Clock K#.</b> This is the inverted input clock to the memory device.
qdr_k_p	Output	<b>QDR Clock K.</b> This is the input clock to the memory device.
qdr_q	Input	<b>QDR Data Q.</b> This is the data returned from reads to memory.

Table 2-12: Physical Interface Signals (Cont'd)

Signal	Direction	Description
qdr_qvld	Input	<b>QDR Q Valid.</b> This signal indicates that the data on qdr_q is valid. It is only present in QDRII+ SRAM devices.
qdr_sa	Output	<b>QDR Address.</b> This is the address supplied for memory operations.
qdr_w_n	Output	<b>QDR Write.</b> This is the write command to memory.
qdr_r_n	Output	<b>QDR Read.</b> This is the read command to memory.

### Interfacing with the Memory Device

Figure 2-24 shows the physical interface protocol for a four-word memory device.




Figure 2-24: Four-Word Burst Length Memory Device Protocol

In four-word burst mode:

- The address is in SDR format
- All signals as input to the memory are center aligned with respect to qdr\_k\_p
- The data for a write request follows on the next rising edge of qdr\_k\_p after an assertion of qdr\_w\_n
- Byte writes are sampled along with data
- The qdr\_qvld signal is asserted half a cycle before the return of data edge aligned to the qdr\_cq\_n clock
- The qdr\_q signal is edge aligned to qdr\_cq\_p and qdr\_cq\_n


## PHY Architecture

The 7 series FPGA PHY is composed of dedicated blocks and soft calibration logic. The dedicated blocks are structured adjacent to one another with back-to-back interconnects to minimize the clock and datapath routing necessary to build high-performance physical layers.

Some of the dedicated blocks that are used in the QDRII+ SRAM PHY and their features are described below:

- I/Os available within each 7 series bank are grouped into four byte groups, where each byte group consists of up to 12 I/Os.
- PHASER\_IN/PHASER\_OUT blocks are available in each byte group and are multi-stage programmable delay line loops that can provide precision phase adjustment of the clocks. Dedicated clock structures within an I/O bank referred to as byte group clocks generated by the PHASERs help minimize the number of loads driven by the byte group clock drivers.
- OUT\_FIFO and IN\_FIFO are shallow 8-deep FIFOs available in each byte group and serve to transfer data from the fabric domain to the I/O clock domain. OUT\_FIFOs are used to store output data and address/controls that need to sent to the memory while IN\_FIFOs are used to store captured read data before transfer to the fabric.

The [Pinout Requirements](#) section explains the rules that need to be followed while placing the memory interface signals inside the byte groups.



UG586\_c2\_24\_042811

Figure 2-25: High-Level PHY Block Diagram for a 36-Bit QDRII+ Interface

## Write Path

The write path to the QDRII+ SRAM includes the address, data, and control signals necessary to execute a write operation. The address signals in four-word burst length mode and control signals to the memory use SDR formatting. The write data values `qdr_d` and `qdr_bw_n` also utilize DDR formatting to achieve the required four-word burst within the given clock periods. [Figure 2-26](#) shows a high-level block diagram of the write path and its submodules.

## Output Architecture


The output path of the QDRII+ interface solution uses OUT\_FIFOs, PHASER\_OUT\_PHY, and OSERDES primitives available in the 7 series FPGAs. These blocks are used for clocking all outputs of the PHY to the memory device.

The PHASER\_OUT provides the clocks required to clock out the outputs to the memory. It provides synchronized clocks for each byte group, to the OUT\_FIFOs and to the

OSERDES/ODDR. The PHASER\_OUT generates the byte clock (OCLK), the divided byte clock (OCLKDIV), and a delayed byte clock (OCLK\_DELAYED) for its associated byte group. The byte clock (OCLK) is the same frequency as the memory interface clock and the divided byte clock (OCLKDIV) is half the frequency of the memory interface clock. The byte clock (OCLK) is used to clock the Write data (D) and Byte write (BW) signals to the memory from the OSERDES. The PHASER\_OUT output, OCLK\_DELAYED, is a 90 degree phase shifted output with respect to the byte clock (OCLK) and is used to generate the write clock (K/K#) to the memory.


The OUT\_FIFOs serve as a temporary buffer to convert the write data from the fabric domain to the PHASER clock domain, which clocks out the output data from the I/O logic. The fabric logic writes into the OUT\_FIFOs in the fabric half-frequency clock based on the FULL flag output from the OUT\_FIFO. The clocks required for operating the OUT\_FIFOs and OSERDES are provided by the PHASER\_OUT.

The clocking details of the write paths using PHASER\_OUT are shown in [Figure 2-26](#).



*Figure 2-26: Write Path*

The clocking details of the address/control using PHASER\_OUT are shown in Figure 2-27.



UG586\_c2\_26\_042611

Figure 2-27: Address Path

## Output Path

Because the address/command and write data are provided by the user backend, the QDR PHY transfers the signals from the fabric domain to their internal PHASER clock domain and provides them from the OSERDES to the memory. The OUT\_FIFOS are used mainly as domain transfer elements in the design, and therefore the write and read enables of the OUT\_FIFO need to be constantly enabled. The PHY Control block helps with this requirement.

### PHY Control Block

The QDR PHY uses the PHY Control block to interface to the OUT\_FIFOS and PHASER\_OUT\_PHY. The PHY Control block helps to prevent the condition where one or more of the OUT\_FIFOS are operating close to the EMPTY condition of the OUT\_FIFO, which could potentially make the OUT\_FIFO go EMPTY (based on how the WRCLK and RDCLK are aligned at the OUT\_FIFO over voltage-temperature variations) thereby causing the OUT\_FIFO to stall. The PHY Control block helps the OUT\_FIFO to operate closer to the FULL condition of the OUT\_FIFO.

The steps required for the initialization are as follows:

- After Phy\_control\_Ready is asserted, PHY\_CONTROL is programmed with a *large* delay into the pc\_phy\_counters. The Control word format is shown in [Figure 2-27](#) and [Figure 2-28](#).

Bits	35:32	31	30	29:25	24:23	22:17	16:15	14:12	11:8	7:3	2	1	0
Field	AO1	Major OP	Minor OP	Event Delay	Seq	Data Offset	IndexHi (Rank)	IndexLo (Bank)	AO0	Command Offset	Non-Data	Read	Data

Figure 2-27: Control Word Format

MajorOP	MinorOP	EventDelay	IndexHi	IndexLo	Registers
0-REGPRE	0 - REG	Register Data[4:0]	IndexHi[16] = Register Data[5] IndexHi[15] = Register Addr[3]	Register Address Bits [2:0]	4'b0000 - 4'b0011: Reserved 4'b0100: CTLCORR 4'b0101: RRDCNTR 4'b0110: REF2ACT 4'b0111: TFAW 4'b1000: A2ARD 4'b1001: A2AWR 4'b1010: PRE2ACT 4'b1011: ACT2PRE 4'b1100: RDA2ACT 4'b1101: RD2PRE 4'b1110: WRA2ACT 4'b1111: WR2PRE
1 - PRE	1 - PRE	5'b000xx - STALL	DC	DC	The STALL operation delays the issue of the Ready signal from pc_phy_counters to the sequencing state machines.
		5'b010xx - REF	Rank	DC	
		5'b100xx - PREBANK	Rank	Bank	
		5'b110xx - PREALL	Rank	DC	
		All others - NOP	DC	DC	
1-ACTRDWR	ACT	29:28: ACT Slot 27: AP 26:25: RDWR Slot	Rank	Bank	

Figure 2-27: Control Word Decode

The delay counter is used to delay the PHY Control block from fetching the next command from the PHY Control Word FIFO, and allows time for it to be filled to capacity. This FIFO needs to be prevented from going empty, because that stalls the PHY\_CONTROL, and in turn leads to gaps in the read enable assertion for the OUT\_FIFOs, which should be avoided.

The OUT\_FIFO is used in ASYNC\_MODE and in the 4x4 mode.

The PHY control word has these assignments:

- Control word [31:30] is set to 01.
- Control word [29:25] is set to 5'b11111, which is the large delay programmed into the pc\_phy\_Counters.
- A non-data command is issued by asserting control word[2].
- Command and data offset are set to 0.
- Phy\_ctl\_wr is set to 1 as long as the PHY Control Word FIFO (phy\_ctl\_fifo) is not FULL.

2. Entries are written into the OUT\_FIFO (for command/address, and for write data); these entries are NOPs until the FULL condition is reached.
3. After the FULL flag goes High with the ninth write, all writes to the FIFO are stopped until the FULL flag is deasserted (see [step 4](#)).
4. Eventually, the PHY\_CONTROL asserts RDENABLE for the OUT\_FIFO (after the *large* delay has expired)
5. After reads begin, the FULL flag is deasserted.
6. Two clock cycles after FULL deassertion, begin writing again to the OUT\_FIFO. Continue to provide Data commands to the PHY Control block: Control word[2:0] is set to 001.
7. At this point, both WRENABLE and RDENABLE are constantly asserted.

## Pre-FIFO

When the OUT\_FIFO is close to the ALMOST\_FULL condition, with VT variations, it is likely that the OUT\_FIFO(s) could momentarily be FULL, based on the wr/rd clock phase alignment. A low-latency pre-FIFO is used to store the command requests/write data from the user and to help store the signals when the OUT\_FIFO indeed goes FULL.

The OSERDES blocks available in every I/O helps to simplify the task of generating the proper clock, address, data, and control signaling for communication with the memory device. The flow through the OSERDES uses two different input clocks to achieve the required functionality. Data input ports D1/D2 or D3/D4 are clocked in using the clock provided on the CLKDIV input port (clk in this case), and then passed through a parallel-to-serial conversion block. The OSERDES is used to clock all outputs from the PHY to the memory device. Upon exiting the OSERDES, all the output signals must be presented center aligned with respect to the generated clocks K/K#. For this reason, the PHASER\_OUT block is also used in conjunction with the OSERDES to achieve center alignment. The output clocks that drive the address, and controls are shifted such that the output signals are center aligned to the K/K# clocks at the memory.


## Read Path

The read path includes data capture using the memory provided read clocks and also ensuring that the read clock is centered within the data window to ensure that good margin is available during data capture. Before any read can take place, calibration must occur. Calibration is the main function of the read path and needs to be performed before the user interface can start transactions to the memory.

## Data Capture

[Figure 2-28](#) shows a high-level block diagram of the path the read clock and the read data take from entering the FPGA until given to the user. The read clock bypasses the ILOGIC and is routed through PHASERs within each byte group through multi-region BUFMRs. The BUFMR output can drive the PHASERREFCLK inputs of PHASERs in the immediate bank and also the PHASERs available in the bank above and below the current bank. The PHASER generated byte group clocks (ICLK, OCLK, and ICLKDIV) are then used to capture the read data (Q) available within the byte group using the ISERDES block. The calibration logic makes use of the fine delay increments available through the PHASER to ensure the byte group clocks are centered inside the read data window, ensuring maximum data capture margin.

IN\_FIFOs available in each byte group shown in [Figure 2-28](#) receive 4-bit data from each Q bit captured in the ISERDES in a given byte group and writes them into the storage array. The half-frequency PHASER-IN generated byte group clock, ICLKDIV, that captures the data in the ISERDES is also used to write the captured read data to the IN\_FIFO. The write enables to the IN\_FIFO are always asserted to enable data to be written in continuously. A shallow, synchronous post\_fifo is used at the receiving side of the IN\_FIFO to enable captured data to be read out continuously from the FPGA logic, should a flag assertion occur in the IN\_FIFO, which could potentially stall the flow of data from the IN\_FIFO. Calibration also ensures that the read data is aligned to the rising edge of the fabric half-frequency clock and that read data from all the byte groups have the same delay. More details about the actual calibration and alignment logic is explained in [Calibration](#).



*Figure 2-28: Read Datapath*

## Calibration

The calibration logic includes providing the required amount of delay on the read clock and read data to align the clock in the center of the data valid window. The centering of the clock is done using PHASERS which provide very fine resolution delay taps on the clock. Each PHASER\_IN fine delay tap increments the clock by 1/64<sup>th</sup> of the data period.

Calibration begins after the echo clocks are stable from the memory device. The amount of time required to wait for the echo clocks to become stable is based upon the memory

vendor and should be specified using the CLK\_STABLE parameter to the core. Prior to this point, all read path logic is held in reset. Calibration is performed in two stages:

1. Calibration of read clock with respect to Q
2. Data alignment and valid generation

## Calibration of Read Clock and Data

The PHASER\_IN/PHASER\_OUT clocks within each byte group are used to clock all ISERDES used to capture read data (Q) associated with the corresponding byte group. The ICLKDIV is also the write clock for the read data IN\_FIFOs. One PHASER\_IN block is associated with a group of 12 I/Os. Each I/O bank in the 7 series FPGA has four PHASER\_IN blocks, and hence four read data bytes can be placed in a bank.

### Implementation Details

This stage of read leveling is performed one byte at a time where the read clock is center aligned to the corresponding read data in that byte group. At the start of this stage, a write command is issued to a specified QDRII+ SRAM address location with a specific data pattern. This write command is followed by back-to-back read commands to continuously read data back from the same address location that was written to.

The calibration logic reads data out of the IN\_FIFO and records it for comparison. The calibration logic checks for the sequence of the data pattern read to determine the alignment of the clock with respect to the data. No assumption is made about the initial relationship between the capture clock and the data window at tap 0 of the fine delay line. The algorithm tries to align the rise and fall clocks to the left edge of their corresponding data window, by delaying the read data through the IDELAY element.

Next, the clocks are then delayed using the PHASER taps and centered within the corresponding data window. The PHASER\_TAP resolution is based on the FREQ\_REF\_CLK period and the per-tap resolution is equal to  $(\text{FREQ\_REFCLK\_PERIOD}/2)/64$  ps. For memory interface frequencies greater than or equal to 400 MHz, using the maximum of 64 PHASER taps can provide a delay of 1 data period or 1/2 the clock period. This enables the calibration logic to accurately center the clock within the data window.

For frequencies less than 400 MHz, because the FREQ\_REF\_CLK has twice the frequency of the MEM\_REF\_CLK, the maximum delay that can be derived from the PHASER is 1/2 the data period or 1/4 the clock period. Hence for frequencies less than 400 MHz, just using the PHASER delay taps might not be sufficient to accurately center the clock in the data window. So for these frequency ranges, a combination of both data delay using IDELAY taps and PHASER taps is used. The calibration logic determines the best possible delays, based on the initial clock-data alignment.

An averaging algorithm is used for data window detection where data is read back over multiple cycles at the same tap value. The number of sampling cycles is set to 214. In addition to averaging, there is also a counter to track whether the read capture clock is positioned in the unstable jitter region. A counter value of 3 means that the sampled data value was constant for three consecutive tap increments and the read capture clock is considered to be in a stable region. The counter value is reset to 0 whenever a value different from the previous value is detected. The next step is to increment the fine phase shift delay line of the PHASER\_IN and PHASER\_OUT blocks one tap at a time until a data mismatch is detected. The data read out of IN\_FIFO after the required settling time is then compared with the recorded data at the previous tap value. This is repeated until a data mismatch is found, indicating the detection of a valid data window edge. A valid window is the number of PHASER fine phase shift taps for which the stable counter value is a

constant 3. This algorithm mitigates the risk of detecting a false valid edge in the unstable jitter regions.

## Data Alignment and Valid Generation

This phase of calibration:

- Ensures read data from all the read byte groups are aligned to the rising edge of the ISERDES CLKDIV capture clock
- Sets the latency for fixed-latency mode.
- Matches the latency for each memory when wider memories are derived from small memories.
- Sends the determined latency to the read valid generation logic.

After the read data capture clock centering is achieved, the calibration logic writes out a known data pattern to the QDRII+ memory and issues continuous reads back from the memory. This is done to determine whether the read data comes back aligned to the positive edge or negative edge of the ICLKDIV output of the PHASER\_IN. If the captured data from a byte group is found aligned to the negative edge, this is then made to align to the positive edge by using the EDGE\_ADV input to the PHASER\_IN, which shifts the ICLKDIV output by one fast clock cycle.

The next stage is to generate the valid signal associated with the data on the client interface. During this stage of calibration, a single write of a known data pattern is written to memory and read back. Doing this allows the read logic to count how many cycles elapse before the expected data returns. The basic flow through this phase is:

1. Count cycles until the read data arrives for each memory device.
2. Determine what value to use as the fixed latency. This value can either be the set value indicated by the user from the PHY\_LATENCY parameter or the maximum latency across all memory devices.
3. Calibrate the generation of the read valid signal. Using the value determined in the previous step, delay the read valid signal to align with the read data for user.
4. Assert cal\_done.

## Customizing the Core

The 7 series FPGAs QDRII+ SRAM memory interface solution is customizable to support several configurations. The specific configuration is defined by Verilog parameters in the top level of the core. These parameters are summarized in [Table 2-13](#).

**Table 2-13: 7 Series FPGAs QDRII+ SRAM Memory Interface Solution Configurable Parameters**

Parameter	Value	Description
MEM_TYPE	QDR2PLUS	This is the memory address bus width
CLK_PERIOD		This is the memory clock period (ps).
BURST_LEN	4	This is the memory data burst length.
DATA_WIDTH		This is the memory data bus width and can be set through the MIG tool. A maximum DATA_WIDTH of 36 is supported.

**Table 2-13: 7 Series FPGAs QDRII+ SRAM Memory Interface Solution Configurable Parameters (Cont'd)**

Parameter	Value	Description
BW_WIDTH		This must be set to DATA_WIDTH/9
NUM_DEVICES		This is the number of memory devices used.
MEM_RD_LATENCY	2.0 2.5	This specifies the number of memory clock cycles of read latency of the memory device used. This is derived from the memory vendor data sheet.
FIXED_LATENCY_MODE	0,1	This indicates whether or not to use a predefined latency for a read response from the memory to the client interface. Only a value of 0 is supported, which provides the minimum possible latency is used.
PHY_LATENCY		This indicates the desired latency through the PHY for a read from the time the read command is issued until the read data is returned on the client interface.
CLK_STABLE	(see memory vendor data sheet)	This is the number of cycles to wait until the echo clocks are stable.
IODELAY_GRP		This is a unique name for the IODELAY_CTRL that is provided when multiple IP cores are used in the design.
REFCLK_FREQ	200.0 300.0	This is the reference clock frequency for IODELAYCTRLs.
RST_ACT_LOW	0,1	This is the active Low or active High reset.
IBUF_LPWR_MODE	ON OFF	This enables or disables low power mode for the input buffers.
IODELAY_HP_MODE	ON OFF	This enables or disables high-performance mode within the IODELAY primitive. When set to OFF, the IODELAY operates in low power mode at the expense of performance.
INPUT_CLK_TYPE	DIFFERENTIAL SINGLE_ENDED	This parameter indicates whether the system uses single-ended or differential system clocks/reference clocks. Based on the selected CLK_TYPE, the clocks must be placed on the correct input ports. For differential clocks, sys_clk_p/sys_clk_n must be used. For single-ended clocks, sys_clk must be used.
DIFF_TERM	TRUE FALSE	This parameter indicates whether differential or non-differential termination is required for the system clock inputs.

**Table 2-13: 7 Series FPGAs QDRII+ SRAM Memory Interface Solution Configurable Parameters (Cont'd)**

Parameter	Value	Description
CLKFBOUT_MULT_F		This is the MMCM voltage-controlled oscillator (VCO) multiplier. It is set by the MIG tool based on the frequency of operation.
CLKOUT_DIVIDE		This is the VCO output divisor for fast memory clocks. This value is set by the MIG tool based on the frequency of operation.
DIVCLK_DIVIDE		This is the MMCM VCO divisor. This value is set by the MIG tool based on the frequency of operation.
SIM_BYPASS_INIT_CAL	SKIP FAST NONE	This simulation only parameter is used to speed up simulations.
DEBUG_PORT	ON, OFF	Turning on the debug port allows for use with the Virtual I/O (VIO) of the ChipScope analyzer. This allows the user to change the tap settings within the PHY based on those selected through the VIO. This parameter is always set to OFF in the sim_tb_top module of the sim folder, because debug mode is not required for functional simulation.

## Design Guidelines

### Design Rules

Memory types, memory parts, and data widths are restricted based on the selected FPGA, FPGA speed grade, and the design frequency. The final frequency ranges are subject to characterization results.

### Trace Length Requirements

Trace lengths described here are for high-speed operation and can be relaxed depending on the application's target bandwidth requirements. The package delay should be included when determining the effective trace length. These internal delays can be found using the Pinout and Area Constraints Editor (PACE) tool. These rules indicate the maximum electrical delays between QDRII+ SRAM signals:

- The maximum electrical delay between any bit in the data bus, D, and its associated K/K# clocks should be  $\pm 15$  ps.
- The maximum electrical delay between any Q and its associated CQ/CQ# should be  $\pm 15$  ps.
- The maximum electrical delay between any address and control signals and the corresponding K/K# should be  $\pm 50$  ps.
- There is no relation between CQ and the K clocks. K should be matched with D, and CQ should be matched with Q (read data).

## Pinout Requirements

Xilinx 7 series FPGAs are designed for very high-performance memory interfaces, and certain rules must be followed to use the QDRII+ physical layer. Xilinx 7 series FPGAs have dedicated logic for each byte group. Four byte groups are available in each 50-pin bank. Each 50-pin bank consists of four byte groups that contain one DQS Clock capable I/O pair and ten associated I/Os. Two pairs of Multi-region Clock capable I/O (MRCC) pins are available in a bank, and are used for placing the read clocks (CQ and CQ#).

In a typical QDRII+ write bank configuration, 9 of these 10 I/Os are used for the Write data (D) and one is used for the byte write (BW). The write clocks (K/K#) use one of the DQSCCIO pairs inside the write bank. Within a read bank, the read data are placed on 9 of the 10 I/Os, QVLD placed in any of the read data byte groups and the CQ/CQ# clocks placed in the MRCC\_P pins available inside the read bank.

7 series FPGAs have dedicated clock routing for high-speed synchronization that is routed vertically within the I/O banks. Thus, QDRII+ memory interfaces must be arranged in the banks vertically and not horizontally. In addition, the maximum height is three banks.

After generating a core through the MIG tool, the most optimal pin out has been selected for the design. Manual changes through the UCF are not recommended. However, if the UCF needs to be altered, the following rules must be taken into consideration:

- The K/K# clocks should be placed in the same bank as the write data banks. The K/K# clocks also need to be placed on a DQSCCIO pin pair
- Write data (D) is placed such that all signals corresponding to one byte (9 bits) are placed inside a byte group along with their corresponding byte write (BW) signal.
- Read data (Q) should also be arranged in bytes(9-bit wide) within byte groups. It is recommended to keep all the read data generated from a single memory component within a bank.
- Read clocks (CQ and CQ#) need to be placed on the two MRCC\_P pins, that are available in each bank, respectively.
- Address/control signals can be placed in byte groups that are not used for write or read data.
- The dll\_off\_n signal can be placed on any free I/O available in the banks used for the interface.
- The system clock input must be in the same column as the memory interface. The system clock input is strongly recommended to be in the address/control bank. If this is not possible, the system clock input must be in the bank above or below the address/control bank.

## I/O Standards

The MIG tool generates the appropriate UCF for the core with SelectIO™ interface standards based on the type of input or output to the 7 series FPGAs. These standards should not be changed. [Table 2-14](#) contains a list of the ports together with the I/O standard used.

**Table 2-14: I/O Standards**

Signal <sup>(1)</sup>	Direction	I/O Standard
qdr_bw_n	Output	HSTL_I
qdr_cq_p, qdr_cq_n	Input	HSTL_I_DCI

**Table 2-14: I/O Standards (Cont'd)**

Signal <sup>(1)</sup>	Direction	I/O Standard
qdr_d	Output	HSTL_I
qdr_k_p, qdr_k_n	Output	HSTL_I
qdr_q	Input	HSTL_I_DCI
qdr_r_n	Output	HSTL_I
qdr_sa	Output	HSTL_I
qdr_w_n	Output	HSTL_I

**Notes:**

1. All signals operate at 1.5V.



# RLDRAM II Memory Interface Solution

## Introduction

The RLDARAM II memory interface solution is a memory controller and physical layer for interfacing 7 series FPGAs user designs to RLDARAM II devices. RLDARAM II device can transfer up to two, four, or eight words of data per request and are commonly used in applications such as look-up tables (LUTs), L3 cache, and graphics.

The RLDARAM II memory solutions core is composed of a user interface (UI), memory controller (MC), and physical layer (PHY). It takes simple user commands and converts them to the RLDARAM II protocol before sending them to the memory. Unique capabilities of Xilinx® 7 series FPGAs allow the PHY to maximize performance and simplify read data capture within the FPGA. The full solution is complete with a synthesizable reference design.

This chapter describes the core architecture and information about using, customizing, and simulating a LogiCORE™ IP RLDARAM II memory interface core for Xilinx 7 series FPGAs.

Although this soft memory controller core is a fully verified solution with guaranteed performance, termination and trace routing rules for PCB design need to be followed to have the best design. For detailed board design guidelines, see [Design Guidelines, page 235](#).

**Note:** RLDARAM II designs currently do not support memory-mapped AXI4 interfaces.

For detailed information and updates about the 7 series FPGAs RLDARAM II interface core, see the appropriate 7 series FPGAs data sheet [\[Ref 15\]](#).

## Getting Started with the CORE Generator Software

This section is a step-by-step guide for using the CORE Generator™ software to generate an RLDARAM II interface in a 7 series FPGA, run the design through implementation with the Xilinx tools, and simulate the example design using the synthesizable test bench provided.

### System Requirements

- ISE® Design Suite, v13.2


## Customizing and Generating the Core

### Generation through Graphical User Interface

The Memory Interface Generator (MIG) is a self-explanatory wizard tool that can be invoked under the CORE Generator software. This section is intended to help in understanding the various steps involved in using the MIG tool.

These steps should be followed to generate an RLDRAM II design:

1. To launch the MIG tool from the CORE Generator software, type **mig** in the search IP catalog box ([Figure 3-1](#)).



**Figure 3-1: Xilinx CORE Generator Software**

2. Choose **File → New Project** to open the New Project dialog box. Create a new project named `7Series_MIG_Example_Design` ([Figure 3-2](#)).




Figure 3-2: New CORE Generator Software Project

3. Enter a project name and location. Click **Save** (Figure 3-3).





Figure 3-3: New Project Menu

4. Select these project options for the part ([Figure 3-4](#)):

- Select the target Kintex™-7 or Virtex®-7 device.



*Figure 3-4: CORE Generator Software Device Selection Page*

5. Select **Verilog** as the Design Entry Option and **ISE** for the Vendor Flow Setting. Click **OK** to finish the Project Options setup ([Figure 3-5](#)).






Figure 3-5: CORE Generator Software Design Flow Setting Page

6. Select **MIG 7 Series 1.2** (Figure 3-6).



**Figure 3-6: 7Series\_MIG\_Example\_Design Project Page**

7. The options screen in the CORE Generator software displays the details of the selected CORE Generator software options that are selected before invoking the MIG tool ([Figure 3-7](#)).




**Figure 3-7: 7 Series FPGA Memory Interface Generator Front Page**

8. Click **Next** to display the **Output Options** page.

## MIG Output Options

1. Select the **Create Design** radio button to create a new memory controller design. Enter a component name in the Component Name field ([Figure 3-8](#)).



*Figure 3-8: MIG Output Options*

MIG outputs are generated with the folder name <component\_name>.

**Note:** Only alphanumeric characters can be used for <component\_name>. Special characters cannot be used. This name should always start with an alphabetical character and can end with an alphanumeric character.

When invoked from XPS, the component name is corrected to be the IP instance name from XPS.

2. Click **Next** to display the Pin Compatible FPGAs page.

## Pin Compatible FPGAs

The **Pin Compatible FPGAs** page lists FPGAs in the selected family having the same package. If the generated pinout from the MIG tool needs to be compatible with any of these other FPGAs, this option should be used to select the FPGAs with which the pinout has to be compatible (Figure 3-9).




Figure 3-9: Pin-Compatible 7 Series FPGAs

1. Select any of the compatible FPGAs in the list. Only the common pins between the target and selected FPGAs are used by the MIG tool. The name in the text box signifies the target FPGA selected.
2. Click **Next** to display the **Memory Selection** page.

## Creating the 7 Series FPGAs RLDRAM II Memory Design

### Memory Selection

This page displays all memory types that are supported by the selected FPGA family.

1. Select the RLDRAM II controller type.
2. Click **Next** to display the **Controller Options** page.




Figure 3-10: Memory Selection Page

RLDRAM II designs currently do not support memory-mapped AXI4 interfaces.

## Controller Options

This page shows the various controller options that can be selected.




Figure 3-11: Controller Options Page

- Frequency:** This feature indicates the operating frequency for all the controllers. The frequency block is limited by factors such as the selected FPGA and device speed grade.
- Vccaux\_io:** Vccaux\_io is set based on the period/frequency setting. 2.0V is required at the highest frequency settings in the High Performance column. The MIG tool automatically selects 2.0V when required. Either 1.8 or 2.0V can be used at lower frequencies. Groups of banks share the Vccaux\_io supply. See the *7 Series FPGAs SelectIO Resources User Guide* [Ref 1] for more information.
- Memory Part:** This option selects the memory part for the design. Selections can be made from the list, or if the part is not listed, a new part can be created (Create Custom Part). RLDRAM II devices of read latency 2.0 and 2.5 clock cycles are supported by the design. If a desired part is not available in the list, the user can generate or create an equivalent device and then modify the output to support the desired memory device.
- Data Width:** The data width value can be selected here based on the memory part selected. The MIG tool supports values in multiples of the individual device data widths.


- **Memory Details:** The bottom of the **Controller Options** page. [Figure 3-12](#) displays the details for the selected memory configuration.

**Memory Details: 576Mb, x36, address:20, with data mask**

*Figure 3-12: Selected Memory Configuration Details*

## Memory Options

This feature allows the selection of various memory mode register values, as supported by the controller's specification ([Figure 3-13](#)).



*Figure 3-13: Memory Options Page*

The mode register value is loaded into the load mode register during initialization.

- **Configuration:** This option sets the configuration value associated with write and read latency values. Available values of 1, 2, and 3 are controlled based on the selected design frequency.
- **Burst Length:** This option sets the length of a burst for a single memory transaction. This option is a trade-off between granularity and bandwidth and should be determined based on the application. Values of 4 and 8 are available.
- **Address Multiplexing:** This option minimizes the number of address pins required for a design, because the address is provided using less pins but over two consecutive clock cycles. This option is not supported with a burst length of 2.

3. **Impedance Matching:** This option determines how the memory device tunes its outputs, either via an internal setting or using an external reference resistor connected to the ZQ input of the memory device.
4. **On-Die Termination:** This option is used to apply termination to the DQ and DM signals at the memory device during write operations. When set, the memory device dynamically switches off ODT when driving the bus during a read command.

Click **Next** to display the **FPGA Options** page.

## FPGA Options

Figure 3-14 shows the **FPGA Options** page.




Figure 3-14: **FPGA Options Page**

- **System Clock.** This option selects the input clock type: single-ended or differential.

Click **Next** to display the **Extended FPGA Options** page.

## Extended FPGA Options

Figure 3-15 shows the Extended FPGA Options page.




Figure 3-15: Extended FPGA Options Page

- **Digitally Controlled Impedance (DCI):** When selected, this option internally terminates the signals from the RLDRAM II read path. DCI is available in the High Performance Banks.
- **Internal Termination for High Range Banks.** The internal termination option can be set to 40, 50, or 60Ω or disabled. This termination is for the RLDRAM II read path. This selection is only for High Range banks.

### Bank Selection

This feature allows the selection of bytes for the memory interface. Bytes can be selected for different classes of memory signals, such as:

- Address and control signals
- Data Read signals
- Data Write signals

For customized settings, click **Deselect Banks** and select the appropriate bank and memory signals. Click **Next** to move to the next page if the default setting is used. To unselect the banks that are selected, click the **Deselect Banks** button. To restore the defaults, click the **Restore Defaults** button. Vccaux\_io groups are shown for HP banks in devices with these groups using dashed lines. Vccaux\_io is common to all banks in these groups. The memory interface must have the same Vccaux\_io for all banks used in the

interface. MIG automatically sets the VCCAUX\_IO constraint appropriately for the data rate requested.

Super Logic Regions are indicated by a number in the header in each bank in devices with these regions, for example, "SLR 1". Interfaces cannot span across Super Logic Regions. Not all devices have Super Logic Regions.




Figure 3-16: Bank Selection Page

## System Pins Selection

Figure 3-17 shows the System Pins Selection page.




Figure 3-17: System Pins Selection Page

Select the pins for the system signals on this page. The MIG tool allows the selection of either external pins or internal connections, as desired.

- **sys\_clk:** This is the system clock input for the memory interface and is typically connected to a low-jitter external clock source. Either a single input or a differential pair can be selected based on the **System Clock** selection in the **FPGA Options** page (Figure 3-14). The **sys\_clk** input must be in the same column as the memory interface. If this pin is connected in the same banks as the memory interface, the MIG tool selects an I/O standard compatible with the interface, such as DIFF\_SSTL15 or SSTL15. If **sys\_clk** is not connected in a memory interface bank, the MIG tool selects an appropriate standard such as LVCMOS18 or LVDS. The UCF can be modified as desired after generation.
- **clk\_ref:** This is the reference frequency input for the IDELAY control. This is a 200 MHz input. The **clk\_ref** input can be generated internally or connected to an external source. A single input or a differential pair can be selected based on the **System Clock** selection in the **FPGA Options** page (Figure 3-14). The I/O standard is selected in a similar way as **sys\_clk** above.
- **sys\_rst:** This is the system reset input that can be generated internally or driven from a pin. The MIG tool selects an appropriate I/O standard for the input such as SSTL15 if the input is within the interface banks, and LVCMOS18 if it is not.

- **cal\_done:** This output indicates that the memory initialization and calibration is complete and that the interface is ready to use. The cal\_done signal is normally only used internally, but can be brought out to a pin if desired.
- **error:** This output indicates that the traffic generator in the example design has detected a data compare error. This signal is only generated in the example design and is not part of the user design. This signal is not typically brought out to a pin but can be, if desired.

Click **Next** to display the **Summary** page.

## Summary

This page (Figure 3-18) provides the complete details about the memory core selection, interface parameters, CORE Generator software options, and FPGA options of the active project.




Figure 3-18: Summary Page

Click **Next** to move to PCB Information page.

## PCB Information

This page displays the PCB-related information to be considered while designing the board that uses the MIG tool generated designs. Click **Next** to move to the **Design Notes** page.

## Design Notes

Click the **Generate** button to generate the design files. The MIG tool generates two output directories: `example_design` and `user_design`. After generating the design, the MIG GUI closes.

## Finish

After the design is generated, a README page is displayed with additional useful information.

Click **Close** to complete the MIG tool flow.

## MIG Directory Structure and File Descriptions


This section explains the MIG tool directory structure and provides detailed output file descriptions.

### Output Directory Structure

The MIG tool places all output files and directories in a folder called `<component_name>`, where `<component_name>` was specified on the [MIG Output Options, page 190](#) of the MIG design creation flow.

[Figure 3-19](#) shows the output directory structure for the memory controller design. There are three folders created within the <component\_name> directory:

- docs
- example\_design
- user\_design



*Figure 3-19: MIG Directory Structure*

## Directory and File Contents

The core directories and their associated files are listed in this section.

### <component\_name>/docs

The docs folder contains the PDF documentation.

### <component\_name>/example\_design/

The example\_design directory structure contains all necessary RTL, constraints, and script files for simulation and implementation of the complete MIG example design with a test bench. The optional ChipScope™ tool module is also included in this directory structure.

[Table 3-1](#) lists the files in the example\_design/rtl directory.

*Table 3-1: Files in example\_design/rtl Directory*

Name	Description
example_top.v	This top-level module serves as an example for connecting the user design to the 7 series FPGAs memory interface core.

**Table 3-2** lists the files in the example\_design/rtl/traffic\_gen directory.

**Table 3-2: Modules in example\_design/rtl/traffic\_gen Directory**

Name	Description
memc_traffic_gen.v/vhd	This is the top level of the traffic generator.
cmd_gen.v/vhd	This is the command generator. This module provides independent control of generating the types of commands, addresses, and burst lengths.
cmd_prbs_gen.v/vhd	This is a pseudo-random binary sequence (PRBS) generator for generating PRBS commands, addresses, and burst lengths.
memc_flow_vcontrol.v/vhd	This module generates flow control logic between the memory controller core and the cmd_gen, read_data_path, and write_data_path modules.
read_data_path.v/vhd	This is the top level for the read datapath.
read_posted_fifo.v/vhd	This module stores the read command sent to the memory controller; its FIFO output is used to generate expected data for read data comparisons.
rd_data_gen.v/vhd	This module generates timing control for reads and ready signals to mcb_flow_control.v/vhd.
write_data_path.v/vhd	This is the top level for the write datapath.
wr_data_g.v/vhd	This module generates timing control for writes and ready signals to mcb_flow_control.v/vhd.
s7ven_data_gen.v/vhd	This module generates different data patterns.
a_fifo.v/vhd	This is a synchronous FIFO using LUT RAMs.
data_prbs_gen.v/vhd	This is a 32-bit linear feedback shift register (LFSR) for generating PRBS data patterns.
init_mem_pattern_ctr.v/vhd	This module generates flow control logic for the traffic generator.
traffic_gen_top.v/vhd	This module is the top level of the traffic generator and comprises the memc_traffic_gen and init_mem_pattern_ctr modules.

**Table 3-3** lists the files in the example\_design/sim directory.

**Table 3-3: Files in example\_design/sim Directory**

Name	Description
sim.do	This is the ModelSim simulator script file.
sim_tb_top.v	This file is the simulation top-level file.

**Table 3-4** lists the files in the example\_design/par directory.

**Table 3-4: Files in the example\_design/par Directory**

Name	Description
example_top.ucf	This file is the UCF for the core of the example design.
create_ise.bat	Double-click this file to create an ISE tool project. The generated ISE tool project contains the recommended build options for the design. To run the project in GUI mode, double-click the ISE tool project file to open up the ISE tool in GUI mode with all project settings.
ise_flow.bat	This script file runs the design through synthesis, build, map, and par. It sets all required options. Refer to this file for the recommended build options for the design.
rem_files.bat	This batch file moves all the implementation files generated during implementation.
set_ise_prop.tcl	List of properties to the ISE tool.
xst_options.txt	List of properties to the synthesis tool.
ila_cg.xco, icon_cg.xco, vio_cg.xco	XCO files for ChipScope modules to be generated when debug is enabled.

**Caution!** The ise\_flow.bat file in the par folder of the <component name> directory contains the recommended build options for the design. Failure to follow the recommended build options could produce unexpected results.

**Table 3-5** lists the files in the example\_design/synth directory.

**Table 3-5: Files in the example\_design/synth Directory**

Name	Description
example_top.prj	This file lists all the RTL files to be compiled by the XST tool.
example_top.lso	Custom library search order file for XST synthesis.

<component name>/user\_design/

**Table 3-6** lists the files in the user\_design/rtl/controller directory.

**Table 3-6: Files in user\_design/rtl/controller Directory**

Name	Description
rld_mc.v	This module implements the memory controller.

**Table 3-7** lists the files in the user\_design/rtl/ui directory.

**Table 3-7: Files in user\_design/rtl/ui Directory**

Name	Description
rld_ui_top.v	This is the top-level wrapper for the user interface.
rld_ui_wr.v	This module generates the FIFOs used to buffer write data for the user interface.
rld_ui_addr.v	This module generates the FIFOs used to buffer address and commands for the user interface.

**Table 3-8** lists the files in the user\_design/rtl/phy directory.

**Table 3-8: Files in user\_design/rtl/phy Directory**

Name	Description
rld_phy_top.v	This is the top-level module for the physical layer file.
rld_phy_write_top.v	This is the top-level wrapper for the write path.
phy_read_top.v	This is the top-level of the read path.
mc_phy.v	This module is a parameterizable wrapper instantiating up to three I/O banks each with four-lane PHY primitives.
rld_phy_write_init_sm.v	This module contains the logic for the initialization state machine.
rld_phy_write_control_io.v	This module contains the logic for the control signals going to the memory.
rld_phy_write_data_io.v	This module contains the logic for the data and byte writes going to the memory.
prbs_gen.v	This PRBS module uses a many-to-one feedback mechanism for 2n sequence generation.
phy_ck_addr_cmd_delay.v	This module contains the logic to provide the required delay on the address and control signals.
phy_rdlvl.v	This module contains the logic for stage 1 calibration.
phy_read_stage2_cal.v	This module contains the logic for stage 2 calibration.
phy_read_data_align.v	This module realigns the incoming data.
phy_read_vld_gen.v	This module contains the logic to generate the valid signal for the read data returned on the user interface.
rld_phy_byte_lane_map.v	This module handles the vector remapping between the mc_phy module ports and the user's memory ports.
phy_4lanes.v	This module is the parameterizable four-lane PHY in an I/O bank.

**Table 3-8: Files in user\_design/rtl/phy Directory (Cont'd)**

Name	Description
byte_lane.v	This module contains the primitive instantiations required within an output or input byte lane.
byte_group_io.v	This module contains the parameterizable I/O logic instantiations and the I/O terminations for a single byte lane.

[Table 3-9](#) lists the files in the user\_design/ucf directory.

**Table 3-9: user\_design/ucf Directory**

Name	Description
<component name>.ucf	This file is the UCF for the core of the user design.

## Quick Start Example Design

### Overview

After the core is successfully generated, the example design HDL can be processed through the Xilinx implementation toolset.

### Implementing the Example Design

The `ise_flow.bat` script file runs the design through synthesis, translate, map, and par, and sets all the required options. See this file for the recommended build options for the design.

### Simulating the Example Design (for Designs with the Standard User Interface)

The MIG tool provides a synthesizable test bench to generate various traffic data patterns to the memory controller (MC). This test bench consists of a `rld_memc_ui_top` wrapper, a `traffic_generator` that generates traffic patterns through the user interface to a `rld_ui_top` core, and an infrastructure core that provides clock resources to the `rld_memc_ui_top` core. A block diagram of the example design test bench is shown in [Figure 3-20](#).





Figure 3-20: Synthesizable Example Design Block Diagram

[Figure 3-21](#) shows the simulation result of a simple read and write transaction between the tb\_top and memc\_intfc modules.



*Figure 3-21: User Interface Read and Write Cycle*

## Traffic Generator Operation

The traffic generator module contained within the synthesizable test bench can be parameterized to create various stimulus patterns for the memory design. It can produce repetitive test patterns for verifying design integrity as well as pseudo-random data streams that model real-world traffic.

The user can define the address range through the BEGIN\_ADDRESS and END\_ADDRESS parameters. The Init Memory Pattern Control block directs the traffic generator to step sequentially through all the addresses in the address space, writing the appropriate data value to each location in the memory device as determined by the selected data pattern. By default, the test bench uses the address as the data pattern, but the data pattern in this example design can be modified using vio\_data\_mode signals that can be modified within the ChipScope analyzer.

When the memory has been initialized, the traffic generator begins stimulating the user interface port to create traffic to and from the memory device. By default, the traffic generator sends pseudo-random commands to the port, meaning that the instruction sequences (R/W, R, W, etc.) and addresses are determined by PRBS generator logic in the traffic generator module.

The read data returning from the memory device is accessed by the traffic generator through the user interface read data port and compared against internally generated “expect” data. If an error is detected (that is, there is a mismatch between the read data and expected data), an error signal is asserted and the readback address, readback data, and expect data are latched into the error\_status outputs.

## Modifying the Example Design

The provided example\_top design comprises traffic generator modules and can be modified to tailor different command and data patterns. A few high-level parameters can be modified in the `example_top.v/vhd` module. [Table 3-10](#) describes these parameters.

**Table 3-10: Traffic Generator Parameters Set in the example\_top Module**

Parameter	Parameter Description	Parameter Value
FAMILY	Indicates the family type.	The value of this parameter is "VIRTEX7".
MEMORY_TYPE	Indicate the memory controller type.	Current support is DDR3 SDRAM, QDRII+ SRAM, and RLDRAM II.
nCK_PER_CLK	This is the memory controller clock to DRAM clock ratio.	This must be set to 2.
NUM_DQ_PINS	The is the total memory DQ bus width.	This parameter supports DQ widths from 8 to a maximum of 72 in increments of 9. The available maximum DQ width is frequency dependent on the selected memory device.
MEM_BURST_LEN	This is the memory data burst length.	This must be set to 8.
MEM_COL_WIDTH	This is the number of memory column address bits.	This must be set to 10.
DATA_WIDTH	This is the user interface data bus width.	For nCK_PER_CLK = 2, DATA_WIDTH = NUM_DQ_PINS * 4.
ADDR_WIDTH	This is the memory address bus width.	
MASK_SIZE	This parameter specifies the mask width in the user interface data bus.	This must be set to DATA_WIDTH/8.
PORT_MODE	Sets the port mode.	Valid setting for this parameter is: BI_MODE: Generate a WRITE data pattern and monitor the READ data for comparison.
BEGIN_ADDRESS	Sets the memory start address boundary.	This parameter defines the start boundary for the port address space. The least-significant bits [3:0] of this value are ignored.
END_ADDRESS	Sets the memory end address boundary.	This parameter defines the end boundary for the port address space. The least-significant bits [3:0] of this value are ignored.
PRBS_EADDR_MASK_POS	Sets the 32-bit AND MASK position.	This parameter is used with the PRBS address generator to shift random addresses down into the port address space. The END_ADDRESS value is ANDed with the PRBS address for bit positions that have a "1" in this mask.

**Table 3-10: Traffic Generator Parameters Set in the example\_top Module (Cont'd)**

Parameter	Parameter Description	Parameter Value
CMD_PATTERN	This parameter sets the command pattern circuits to be generated. For a larger device, the CMD_PATTERN can be set to "CGEN_ALL". This parameter enables all supported command pattern circuits to be generated. However, it is sometimes necessary to limit a specific command pattern because of limited resources in a smaller device.	<p>Valid settings for this signal are:</p> <ul style="list-style-type: none"> <li>• CGEN_FIXED: The address, burst length, and instruction are taken directly from the fixed_addr_i, fixed_bl_i, and fixed_instr_i inputs.</li> <li>• CGEN_SEQUENTIAL: The address is incremented sequentially, and the increment is determined by the data port size.</li> <li>• CGEN_PRBS: A 32-stage linear feedback shift register (LFSR) generates pseudo-random addresses, burst lengths, and instruction sequences. The seed can be set from the 32-bit cmd_seed input.</li> <li>• CGEN_ALL (default): This option turns on all of the options above and allows addr_mode_i, instr_mode_i, and bl_mode_i to select the type of generation during run time.</li> </ul>

Table 3-10: Traffic Generator Parameters Set in the example\_top Module (Cont'd)

Parameter	Parameter Description	Parameter Value
DATA_PATTERN	This parameter sets the data pattern circuits to be generated through rtl logic. For larger devices, the DATA_PATTERN can be set to "DGEN_ALL", enabling all supported data pattern circuits to be generated. In hardware, the data pattern is selected and/or changed using vio_data_value_mode. The pattern can only be changed when DATA_PATTERN is set to DGEN_ALL.	<p>Valid settings for this parameter are:</p> <ul style="list-style-type: none"> <li>• ADDR (default): The address is used as a data pattern.</li> <li>• HAMMER: All 1s are on the DQ pins during the rising edge of DQS, and all 0s are on the DQ pins during the falling edge of DQS.</li> <li>• WALKING1: Walking 1s are on the DQ pins and the starting position of 1 depends on the address value.</li> <li>• WALKING0: Walking 0s are on the DQ pins and the starting position of 0 depends on the address value.</li> <li>• NEIGHBOR: The Hammer pattern is on all DQ pins except one. The address determines the exception pin location.</li> <li>• PRBS: A 32-stage LFSR generates random data and is seeded by the starting address.</li> <li>• DGEN_ALL: This option turns on all available options:           <ul style="list-style-type: none"> <li>0x1: FIXED - 32 bits of fixed_data.</li> <li>0x2: ADDRESS - 32 bits address as data.</li> <li>0x3: HAMMER</li> <li>0x4: SIMPLE8 - Simple 8 data pattern that repeats every 8 words.</li> <li>0x5: WALKING1s - Walking 1s are on the DQ pins.</li> <li>0x6: WALKING0s - Walking 0s are on the DQ pins.</li> <li>0x7: PRBS - A 32-stage LFSR generates random data. This mode only works with either a PRBS address or a SEQUENTIAL address pattern.</li> <li>0x9: SLOW HAMMER - This is the slow MHz hammer data pattern.</li> <li>0xF: PHY_CALIB pattern - 0xFF, 00, AA, 55, 55, AA, 99, 66. This mode only generates READ commands at address zero.</li> </ul> </li> </ul>
CMDS_GAP_DELAY	This parameter allows pause delay between each user burst command.	Valid values: 0 to 32.
SEL_VICTIM_LINE	Select a victim DQ line whose state is always at logic High.	<p>This parameter only applies to the Hammer pattern. Valid settings for this parameter are 0 to NUM_DQ_PINS.</p> <p>When value = NUM_DQ_PINS, all DQ pins have the same Hammer pattern.</p>

Table 3-10: Traffic Generator Parameters Set in the example\_top Module (Cont'd)

Parameter	Parameter Description	Parameter Value
EYE_TEST	Force the traffic generator to only generate writes to a single location, and no read transactions are generated.	Valid settings for this parameter are "TRUE" and "FALSE". When set to "TRUE", any settings in vio_instr_mode_value are overridden.

**Note:** The traffic generator might support more options than are available in the FPGA memory controller. The settings must match supported values in the memory controller.

The command patterns instr\_mode\_i, addr\_mode\_i, bl\_mode\_i, and data\_mode\_i of the traffic\_gen module can each be set independently. The provided init\_mem\_pattern\_ctrl module has interface signals that allow the user to modify the command pattern in real time using the ChipScope analyzer virtual I/O (VIO).


This is the varying command pattern:

1. Set vio\_modify\_enable to 1.
2. Set vio\_addr\_mode\_value to:
  - 1: Fixed\_address.
  - 2: PRBS address.
  - 3: Sequential address.
3. Set vio\_bl\_mode\_value to:
  - 1: Fixed bl.
  - 2: PRBS bl. If bl\_mode value is set to 2, the addr\_mode value is forced to 2 to generate the PRBS address.
4. Set vio\_data\_mode\_value to:
  - 0: Reserved.
  - 1: FIXED data mode. Data comes from the fixed\_data\_i input bus.
  - 2: DGEN\_ADDR (default). The address is used as the data pattern.
  - 3: DGEN\_HAMMER. All 1s are on the DQ pins during the rising edge of DQS, and all 0s are on the DQ pins during the falling edge of DQS.
  - 4: DGEN\_NEIGHBOR. All 1s are on the DQ pins during the rising edge of DQS except one pin. The address determines the exception pin location.
  - 5: DGEN\_WALKING1. Walking 1s are on the DQ pins. The starting position of 1 depends on the address value.
  - 6: DGEN\_WALKING0. Walking 0s are on the DQ pins. The starting position of 0 depends on the address value.
  - 7: DGEN\_PRBS. A 32-stage LFSR generates random data and is seeded by the starting address. The PRBS data pattern only works together with a PRBS address or a sequential address.

## Core Architecture

### Overview

Figure 3-22 shows a high-level block diagram of the RLDRAM II memory interface solution. This figure shows both the internal FPGA connections to the client interface for initiating read and write commands, and the external interface to the memory device.




UG586\_c3\_01\_042611

Figure 3-22: High-Level Block Diagram of RLDRAM II Interface Solution

The core is composed of these elements, as shown in [Figure 3-23](#):

- Client Interface
- Memory Controller
- Physical Interface
- Read Path
- Write Path



**Figure 3-23: Components of the RLDRAM II Memory Interface Solution**

The client interface (also known as the user interface) uses a simple protocol based entirely on SDR signals to make read and write requests. Refer to [Client Interface](#) for more details describing this protocol.

The memory controller takes commands from the user interface and adheres to the protocol requirements of the RLDRAM II device. Refer to [Memory Controller, page 223](#) for more details.

The physical interface generates the proper timing relationships and DDR signaling to communicate with the external memory device, while conforming to the RLDRAM II protocol and timing requirements. Refer to [Physical Interface, page 218](#) for more details.

Within the PHY, logic is broken up into read and write paths. The write path generates the RLDRAM II signaling for generating read and write requests. This includes clocking, control signals, address, data, and data mask signals. The read path is responsible for calibration and providing read responses back to the user with a corresponding valid signal. Refer to [Calibration, page 229](#) for more details describing this process.

## Client Interface

The client interface connects the Virtex-6 FPGA user design to the RLDRAM II memory solutions core to simplify interactions between the user and the external memory device.

### Command Request Signals

The client interface provides a set of signals used to issue a read or write command to the memory device. These signals are summarized in [Table 3-11](#) and are listed assuming four-word or eight-word burst architectures.

**Table 3-11: Client Interface Request Signals**

Signal	Direction	Description
user_cmd_en0	Input	Command Enable. This signal issues a read or write request and indicates that the corresponding command signals are valid.
user_rd_cmd0	Input	Read Command. This signal issues a read request. When user_cmd_en0 is asserted, this signal is active High for a read command and active Low for a write command.
user_addr0[ADDR_WIDTH – 1:0]	Input	Command Address. This is the address to use for a command request. It is valid when user_cmd_en is asserted.
user_ba0[BANK_WIDTH – 1:0]	Input	Command Bank Address. This is the address to use for a write request. It is valid when user_cmd_en is asserted.
user_wr_en	Input	Write Data Enable. This signal issues the write data and data mask. It indicates that the corresponding user_wr_* signals are valid.
user_wr_data0[DATA_WIDTH – 1:0]	Input	Write Data 0. This is the data to use for a write request and is composed of the rise and fall data concatenated together. It is valid when user_wr_en is asserted.
user_wr_data1[DATA_WIDTH – 1:0]	Input	Write Data 1. This is the data to use for a write request and is composed of the rise and fall data concatenated together. It is valid when user_wr_en is asserted.
user_wr_dm0[NUM_DEVICES – 1:0]	Input	Write Data Mask 0. When active High, the write data for a given selected device is masked and not written to the memory. It is valid when user_wr_en is asserted.
user_wr_dm1[NUM_DEVICES – 1:0]	Input	Write Data Mask 1. When active High, the write data for a given selected device is masked and not written to the memory. It is valid when user_wr_en is asserted.
user_afifo_empty	Output	Address FIFO empty. If asserted, the command buffer is empty.

**Table 3-11: Client Interface Request Signals (Cont'd)**


<b>Signal</b>	<b>Direction</b>	<b>Description</b>
user_wdfifo_empty	Output	Write Data FIFO empty. If asserted, the write data buffer is empty.
user_afifo_full	Output	Address FIFO full. If asserted, the command buffer is full, and any writes to the FIFO are ignored until deasserted.
user_wdfifo_full	Output	Write Data FIFO full. If asserted, the write data buffer is full, and any writes to the FIFO are ignored until deasserted.
user_afifo_aempty	Output	Address FIFO almost empty. If asserted, the command buffer is almost empty.
user_afifo_afull	Output	Address FIFO almost full. If asserted, the command buffer is almost full.
user_wdfifo_aempty	Output	Write Data FIFO almost empty. If asserted, the write data buffer is almost empty.
user_wdfifo_afull	Output	Write Data FIFO almost full. If asserted, the Write Data buffer is almost full.
user_rd_valid0	Output	Read Valid 0. This signal indicates that data read back from memory is available on user_rd_data0 and should be sampled.
user_rd_valid1	Output	Read Valid 1. This signal indicates that data read back from memory is available on user_rd_data1 and should be sampled.
user_rd_data0[DATA_WIDTH - 1:0]	Output	Read Data 0. This is the data read back from the read command.
user_rd_data1[DATA_WIDTH - 1:0]	Output	Read Data 1. This is the data read back from the read command.
user_cal_done	Output	Calibration Done. This signal indicates back to the user design that read calibration is complete and requests can now take place.

**Table 3-12: Additional Client Interface Request Signals (Reserved for Future Use)**

<b>Signal</b>	<b>Direction</b>	<b>Description</b>
user_cmd_en1	Input	Reserved for future use. Tie Low.
user_rd_cmd1	Input	Reserved for future use. Tie Low.
user_addr1[ADDR_WIDTH - 1:0]	Input	Reserved for future use. Tie Low.
user_ba1[BANK_WIDTH - 1:0]	Input	Reserved for future use. Tie Low.

## Interfacing with the Core through the Client Interface

The client interface protocol is shown in [Figure 3-24](#) for the four-word burst architecture.




UG586\_c3\_45\_042611

**Figure 3-24: Client Interface Protocol (Four-Word Burst Architecture)**

Before any requests can be accepted, the `rst_clk` signal must be deasserted Low. After the `rst_clk` signal is deasserted, the user interface FIFOs can accept commands and data for storage. The `user_cal_done` signal is asserted after the memory initialization procedure and PHY calibration are complete, and the core can begin to service client requests.


A command request is issued by asserting `user_cmd_en0` as a single cycle pulse. At this time, the `user_rd_cmd0`, `user_addr0`, and `user_ba0` signals must be valid. To issue a read request, `user_rd_cmd0` is asserted active High, while for a write request, `user_rd_cmd0` is kept Low. For a write request, the data is to be issued in the same cycle as the command by asserting the `user_wr_en` signal High and presenting valid data on `user_wr_data0`, `user_wr_data1`, `user_wr_dm0`, and `user_wr_dm1`. For an eight-word burst architecture, an extra cycle of data is required for a given write command, as shown in [Figure 3-25](#). Any gaps in the command flow required can be filled with read commands, if desired.



UG586\_c3\_46\_042611

**Figure 3-25: Client Interface Protocol (Eight-Word Burst Architecture)**

When a read command is issued some time later (based on the configuration and latency of the system), the **user\_rd\_vld0** signal is asserted, indicating that **user\_rd\_data0** is now valid, while **user\_rd\_vld1** is asserted indicating that **user\_rd\_data1** is valid, as shown in [Figure 3-26](#). The read data should be sampled on the same cycle that **user\_rd\_vld0** and **user\_rd\_vld1** are asserted because the core does not buffer returning data. This functionality can be added in by the user, if desired.



UG586\_c3\_47\_042611

**Figure 3-26: Client Interface Protocol Read Data**

## Clocking Architecture

The PHY design requires that a PLL module be used to generate various clocks. Both global and local clock networks are used to distribute the clock throughout the design.

The clock generation and distribution circuitry and networks drive blocks within the PHY that can be divided roughly into four separate general functions:

- Internal FPGA logic
- Write path (output) logic
- Read path (input) and delay logic
- IDELAY reference clock (200 MHz)

One PLL is required for the PHY. The PLL generates the clocks for most of the internal logic, the input clocks to the phasers, and a synchronization pulse required to keep the PHASER blocks synchronized in a multi-I/O bank implementation.

The PHASER blocks require three clocks, a memory reference clock, a frequency reference clock and a phase reference clock from the PLL. The memory reference clock is required to be at the same frequency as that of the RLDRAM II interface clock. The frequency reference clock must be either 2x or 4x the memory clock frequency such that it meets the frequency range requirement of 400 MHz to 1066 MHz. The phase reference clock is used in the read banks, and is generated using the memory read clock (CQ/CQ#) routed internally and provided to the Phaser logic to assist with data capture.

The internal fabric clock generated by the PLL is clocked by a global clocking resource at half the frequency of the RDRAM II memory frequency.

A 200 MHz IDELAY reference clock must be supplied to the IDELAYCTRL module. The IDELAYCTRL module continuously calibrates the IDELAY elements in the I/O region to account for varying environmental conditions. The IP core assumes an external clock signal is driving the IDELAYCTRL module. If a PLL clock drives the IDELAYCTRL input clock, the PLL lock signal needs to be incorporated in the `rst_tmp_idelay` signal inside the IODELAY\_CTRL module. This ensures that the clock is stable before being used.

[Table 3-13](#) lists the signals used in the infrastructure module that provides the necessary clocks and reset signals required in the design.

**Table 3-13: Infrastructure Clocking and Reset Signals**

Signal	Direction	Description
mmcm_clk	Input	System clock input
sys_rst	Input	Core reset from user application
iodelay_ctrl_rdy	Input	IDEDELAYCTRL lock status
clk	Output	Half frequency fabric clock
mem_refclk	Output	PLL output clock at same frequency as the memory clock
freq_refclk	Output	PLL output clock to provide the FREQREFCLK input to the Phaser. The freq_refclk is generated such that its frequency in the range of 400 MHz - 1066 MHz
sync_pulse	Output	PLL output generated at 1/16 of mem_Refclk and is a synchronization signal sent to the PHY hard blocks that are used in a multi-bank implementation
pll_locked	Output	Locked output from PLLE2_ADV
rstdiv0	Output	Reset output synchronized to internal fabric half-frequency clock.

## Physical Interface

The physical interface is the connection from the FPGA memory interface solution to an external RLDRAM II device. The I/O signals for this interface are defined in [Table 3-14](#). These signals can be directly connected to the corresponding signals on the RLDRAM II device.

**Table 3-14: Physical Interface Signals**

<b>Signal</b>	<b>Direction</b>	<b>Description</b>
rldii_ck_p	Output	System Clock CK. This is the address/command clock to the memory device.
rldii_ck_n	Output	System Clock CK#. This is the inverted system clock to the memory device.
rldii_dk_p	Output	Write Clock DK. This is the write clock to the memory device.
rldii_dk_n	Output	Write Clock DK#. This is the inverted write clock to the memory device.
rldii_a	Output	Address. This is the address supplied for memory operations.
rldii_ba	Output	Bank Address. This is the bank address supplied for memory operations.
rldii_cs_n	Output	Chip Select CS#. This is the active-Low chip select control signal for the memory.
rldii_we_n	Output	Write Enable WE#. This is the active-Low write enable control signal for the memory.
rldii_ref_n	Output	Refresh REF#. This is the active-Low refresh control signal for the memory.
rldii_dm	Output	Data Mask DM. This is the active-High mask signal, driven by the FPGA to mask data that a user does not want written to the memory during a write command.
rldii_dq	Input/Output	Data DQ. This is a bidirectional data port, driven by the FPGA for writes and by the memory for reads.
rldii_qvld	Input	Read Data Valid QVLD. This signal indicates that the data on the rld_dq bus is valid.
rldii_qk_p	Input	Read Clock QK. This is the read clock returned from the memory edge aligned with read data on rld_dq. This clock (in conjunction with QK#) is used by the PHY to sample the read data on rld_dq.
rldii_qk_n	Input	Read Clock QK#. This is the inverted read clock returned from the memory. This clock (in conjunction with QK) is used by the PHY to sample the read data on rld_dq.

## PHY-Only Interface

The PHY-only interface described here facilitates designing a controller to interface with the PHY. The infrastructure clocking and reset signals described in [Table 3-13](#) and the physical interface signals described in [Table 3-14](#) are still required for the PHY-only interface.

When using a custom controller, care must be taken to follow the memory specifications. Because the PHY is clocked at half the memory clock frequency, two commands must be issued per clock cycle. In a half-frequency design, internal FPGA logic timing is easier to

meet, but more signals are required for a given internal clock cycle. For each internal clock cycle, there are two fast clock cycles for the memory interface. The PHY sends the two commands to the memory in the order received, where the signal names ending in 0 go out first before the signal names ending in 1. The 0 signals comprise the command and data for the first fast clock cycle, while the 1 signals comprise the command and data for the second fast clock cycle. Before cal\_done is asserted, the PHY controls the command, address, and data bus of the memory. The input signals listed in [Table 3-15](#) must be valid after cal\_done is asserted from the PHY, because control over the memory interface is transferred to the controller, and the input signals listed in [Table 3-15](#) are used to send out commands and data over the memory interface.


**Table 3-15: PHY-Only Interface Signals**

Signal	Direction	Description
cs0[NUM_DEVICES – 1:0]	Input	<b>Memory Chip Select 0.</b> This signal is active High, and one exists per device. This is the first chip select sent out.
cs1[NUM_DEVICES – 1:0]	Input	<b>Memory Chip Select 1.</b> This signal is active High, and one exists per device. This is the second chip select sent out after cs0.
we0	Input	<b>Memory Write Enable 0.</b> This active-High signal is the first write enable sent out.
we1	Input	<b>Memory Write Enable 1.</b> This active-High signal is the second write enable sent out after we0.
ref0	Input	<b>Memory Refresh 0.</b> This active-High signal is the first refresh sent out.
ref1	Input	<b>Memory Refresh 1.</b> This active-High signal is the second refresh sent out after ref0.
addr0[ADDR_WIDTH – 1:0]	Input	<b>Memory Address 0.</b> This is the first address and is associated with cs0, we0, and ref0.
addr1[ADDR_WIDTH – 1:0]	Input	<b>Memory Address 1.</b> This is the second address and is associated with cs1, we1, and ref1.
ba0[BANK_WIDTH – 1:0]	Input	<b>Memory Bank Address 0.</b> This is the first bank address and is associated with cs0, we0, and ref0.
ba1[BANK_WIDTH – 1:0]	Input	<b>Memory Bank Address 1.</b> This is the second bank address and is associated with cs1, we1, and ref1.
wr_en0	Input	<b>Write Enable 0.</b> This signal is necessary to control the 3-state OSERDES inputs for bidirectional interfaces.
wr_en1	Input	<b>Write Enable 1.</b> This signal is necessary to control the 3-state OSERDES inputs for bidirectional interfaces.
wr_data0[DATA_WIDTH × 2 – 1:0]	Input	<b>Write Data 0.</b> This is the data to use for a write request. It is composed of the rise and fall data concatenated together.

Table 3-15: PHY-Only Interface Signals (*Cont'd*)

Signal	Direction	Description
wr_data1[DATA_WIDTH × 2 – 1:0]	Input	<b>Write Data 1.</b> This is the data to use for a write request. It is composed of the rise and fall data concatenated together.
wr_dm0[NUM_DEVICES × 2 – 1:0]	Input	<b>Write Data Mask 0.</b> When active High, the write data for a given selected device is masked and not written to the memory.
wr_dm1[NUM_DEVICES × 2 – 1:0]	Input	<b>Write Data Mask 1.</b> When active High, the write data for a given selected device is masked and not written to the memory.
cal_done	Output	<b>Calibration Done.</b> This signal indicates back to the controller that read calibration is complete and hands over control to the controller.

Figure 3-27 shows the timing diagram for a typical configuration 3, burst length of four with commands being sent to the PHY from a controller. After cal\_done is asserted, the controller begins issuing commands. A single write command is issued by asserting the cs0 and we0 signals (with ref0 being held Low) and ensuring that addr0 and ba0 are valid. Because this is a burst length of four configuration, the second command that must be issued is a No Operation (NOP), that is, all the control signals (cs1, we1, ref1) are held Low. Two clock cycles later, the wr\_en0/1 signals are asserted, and the wr\_data0/1 and wr\_dm0/1 signals are valid for the given write command. In this same clock cycle, a single read command is issued by asserting cs0 (with we0 and ref0 being held Low) and placing the associated addresses on addr0 and ba0. Two refresh commands are issued by asserting cs0/1, ref0/1, and ba0/1. The refresh commands can be issued in the same clock cycle as long as the memory banking rules are met.



UG586\_c3\_48\_042611

Figure 3-27: **PHY-Only Interface for Burst Length 4, Configuration 3, and Address Multiplexing OFF**

The controller sends the wr\_en0/1 signals and data at the necessary time based on the configuration setting. This time changes depending on the configuration. Table 3-16 details when the wr\_en0/1 signals should be asserted with the data valid for a given configuration. If address multiplexing is used, the PHY handles rearranging the address signals and outputting the address over two clock cycles rather than one.

Table 3-16: Command to Write Enable Timing

Address Multiplexing	Configuration	Command to Write Enable (Clock Cycles)
ON	1	3
	2	4
	3	5
OFF	1	2
	2	3
	3	4 (1)

**Notes:**

1. Shown in Figure 3-26.

The wr\_en0/1 signals are required to be asserted an extra clock cycle before the first wr\_en0/1 signal is asserted, and held for an extra clock cycle after deassertion. This ensures that the shared bus has time to change from read to write and from write to read. The physical layer has a requirement of two clock cycles of no operation (NOP) when transitioning from a write to a read, and from a read to a write. This two clock cycle requirement depends on the PCB and might need to be increased for different board layouts.

## Memory Controller

The memory controller enforces the RLDRAM II access requirements and interfaces with the PHY. The controller processes commands in order, so the order of commands presented to the controller is the order in which they are presented to the memory device.

The memory controller first receives commands from the user interface and determines if the command can be processed immediately or needs to wait. When all requirements are met, the command is placed on the PHY interface. For a write command, the controller generates a signal for the user interface to provide the write data to the PHY. This signal is generated based on the memory configuration to ensure the proper command-to-data relationship. Auto-refresh commands are inserted into the command flow by the controller to meet the memory device refresh requirements.

For CIO devices, the data bus is shared for read and write data. Switching from read commands to write commands and vice versa introduces gaps in the command stream due to switching the bus. For better throughput, changes in the command bus should be minimized when possible.

## PHY Architecture


The PHY consists of dedicated blocks and soft calibration logic. The dedicated blocks are structured adjacent to one another with back-to-back interconnects to minimize the clock and datapath routing necessary to build high-performance physical layers.

Some of the dedicated blocks that are used in the RLDRAM II PHY and their features are described below:

- I/Os available within each FPGA bank are grouped into four byte groups, where each byte group consists of up to 12 I/Os.

- PHASER\_IN/PHASER\_OUT blocks are available in each byte group and are multistage programmable delay line loops that can provide precision phase adjustment of the clocks. Dedicated clock structures within an I/O bank, referred to as byte group clocks, generated by the PHASERs help minimize the number of loads driven by the byte group clock drivers.
- OUT\_FIFO and IN\_FIFO are shallow eight-deep FIFOs available in each byte group and serve to transfer data from the fabric domain to the I/O clock domain. OUT\_FIFOs are used to store output data and address/controls that need to be sent to the memory while IN\_FIFOs are used to store captured read data before transfer to the fabric.

[Pinout Requirements, page 235](#) explains the rules that need to be followed when placing the memory interface signals inside the byte groups.



UG586\_c3\_04\_051811

Figure 3-28: High-Level PHY Block Diagram of the RLDRAM II Interface Solution


## Write Path

The write path to the RLDRAM II includes the address, data, and control signals necessary to execute any memory operation. The control strobes `rldii_cs_n`, `rldii_we_n`, and `rldii_ref_n`, and addresses `rldii_a` and `rldii_ba` to the memory all use SDR formatting. The write data values `rldii_dq` and `rldii_dm` also utilize DDR formatting to achieve the required four-word or eight-word burst within the given clock periods.

## Output Architecture

The output path of the RLDRAM II interface solution uses OUT\_FIFOs, PHASER\_OUT\_PHY, PHY\_CNTRL, and OSERDES primitives available in 7 series FPGAs. These blocks are used for clocking all outputs of the PHY to the memory device.

The PHASER\_OUT\_PHY block provides the clocks required to clock out the outputs to the memory. It provides synchronized clocks for each byte group, to the OUT\_FIFOs and to the OSERDES/ODDR. PHASER\_OUT\_PHY generates the byte clock (OCLK), the divided byte clock (OCLKDIV), and a delayed byte clock (OCLK\_DELAYED) for its associated byte group. The byte clock (OCLK) is the same frequency as the memory interface clock and the divided byte clock (OCLKDIV) is half the frequency of the memory interface clock. The byte clock (OCLK) is used to clock the Write data (DQ), Data Mask (DM), Address, controls, and system clock (CK/CK#) signals to the memory from the OSERDES/ODDR. The PHASER\_OUT\_PHY output, OCLK\_DELAYED, is a 90-degree phase-shifted output with respect to the byte clock (OCLK) and is used to generate the write clock (DK/DK#) to the memory. [Figure 3-29](#) shows the alignment of the various clocks and how they are used to generate the necessary signal alignment.



UG586\_c3\_05\_042711


**Figure 3-29: Write Path Output Alignment**

OCLK\_DELAYED generates a center-aligned clock for DDR write data but it does not produce an ideal alignment for SDR address/control signals. For this reason, OCLK is used to generate CK/CK#, and the address/control byte lanes are shifted so that the OCLK of these byte lanes are aligned with the OCLK\_DELAYED of write data banks.

The OUT\_FIFO serves as a temporary buffer to convert the write data from the fabric domain to the PHASER clock domain, which clocks out the output data from the I/O logic. The OUT\_FIFO runs in asynchronous mode, with the read and write clocks running at the same frequency yet an undetermined phase. A shallow, synchronous PRE\_FIFO drives the

OUT\_FIFO with continuous data from the fabric in an event of a flag assertion from the OUT\_FIFO, which might potentially stall the flow of data through the OUT\_FIFO. The clocks required for operating the OUT\_FIFOs and OSERDES are provided by PHASER\_OUT\_PHY.

The clocking details of the write paths using PHASER\_OUT\_PHY are shown in Figure 3-30. The PHY Control block is used to ensure proper startup of all PHASER\_OUT\_PHY blocks used in the interface.



**Figure 3-30: Write Path Block Diagram of the RLDRAM II Interface Solution**

The OSERDES blocks available in every I/O simplifies generation of the proper clock, address, data, and control signaling for communication with the memory device. The flow through the OSERDES uses two different input clocks to achieve the required functionality. Data input ports D1/D2 or D3/D4 are clocked in using the clock provided on the CLKDIV input port, and then passed through a parallel-to-serial conversion block. The OSERDES is used to clock all outputs from the PHY to the memory device. Upon exiting the OSERDES, all output signals must be presented center-aligned with respect to the generated clocks (CK/CK# for address/control signals, DK/DK# for data and data mask). For this reason, the PHASER\_OUT\_PHY block is also used in conjunction with the OSERDES to achieve center alignment.


## Read Path

The read path includes data capture using the memory-provided read clocks and also ensures that the read clock is centered within the data window for good margin during data capture. Before any read can take place, calibration must occur. Calibration is the main function of the read path and needs to be performed before the user interface can start transactions to the memory.

### Data Capture

[Figure 3-31](#) shows a high-level block diagram of the path the read clock and the read data take from entering the FPGA until given to the user. The read clock bypasses the ILOGIC and is routed through PHASERs within each byte group through multiregion BUFMRs. The BUFMR output can drive the PHASEREFCLK inputs of the PHASERs in the immediate bank and also the PHASERs available in the bank above and below the current bank. The PHASER generated byte group clocks (ICLK and ICLKDIV) are then used to capture the read data (DQ) available within the byte group using the ISERDES block. The calibration logic makes use of the fine delay increments available through the PHASER to ensure the byte group clock, ICLK, is centered inside the read data window, ensuring maximum data capture margin.

IN\_FIFOs available in each byte group (shown in [Figure 3-31](#)) receive 4-bit data from each DQ bit captured in the ISERDES in a given byte group and write them into the storage array. The half-frequency PHASER-IN generated byte group clock, ICLKDIV, that captures the data in the ISERDES is also used to write the captured read data to the IN\_FIFO. The write enables to the IN\_FIFO are always asserted to enable input data to be continuously written. A shallow, synchronous post\_fifo is used at the receiving side of the IN\_FIFO to enable captured data to be read out continuously from the fabric, in an event of a flag assertion in the IN\_FIFO which might potentially stall the flow of data from the IN\_FIFO. Calibration also ensures that the read data is aligned to the rising edge of the fabric half-frequency clock and that read data from all the byte groups have the same delay. More details about the actual calibration and alignment logic is explained in [Calibration](#).



UG586\_c3\_07\_042711

[Figure 3-31: Read Path Block Diagram of the RLDRAM II Interface Solution](#)

## Calibration

The calibration logic includes providing the required amount of delay on the read clock and read data to align the clock in the center of the data valid window. The centering of the clock is done using PHASERs, which provide very fine resolution delay taps on the clock. Each PHASER\_IN fine delay tap increments the clock by 1/64th of the reference clock period with a maximum of 32 taps possible.

Calibration begins after memory initialization. Prior to this point, all read path logic is held in reset. Calibration is performed in two stages:

1. Calibration of read clock with respect to DQ.
2. Data alignment and valid generation.

### Calibration of Read Clock and Data

PHASER\_IN clocks all ISERDES used to capture read data (DQ) associated with the corresponding byte group. The ICLKDIV is also the write clock for the read data IN\_FIFOs. One PHASER\_IN block is associated with a group of 12 I/Os. Each I/O bank in the FPGA has four PHASER\_IN blocks, and hence four read data bytes can be placed in a bank.

#### Implementation Details

This stage of read leveling is performed one byte at a time, where the read clock is center-aligned to the corresponding read data in that byte group. At the start of this stage, a write command is issued to a specified RLDRAM II address location with a specific data pattern. This write command is followed by back-to-back read commands to continuously read data back from the same address location that was written to.

The calibration logic reads data out of the IN\_FIFO and records it for comparison. The calibration logic checks for the sequence of the data pattern read, to determine the alignment of the clock with respect to the data. No assumption is made about the initial relationship between the capture clock and the data window at tap 0 of the fine delay line. The algorithm tries to align the clock to the left edge of the data window, by delaying the read data through the IDELAY element.

Next, the clock is delayed using the PHASER taps and centered within the corresponding data window. The PHASER\_TAP resolution is based on the FREQ\_REF\_CLK period, and the per-tap resolution is equal to  $(\text{FREQ\_REFCLK\_PERIOD}/2)/64$  ps. For memory interface frequencies greater than or equal to 400 MHz, using the maximum of 64 PHASER taps can provide a delay of one data period or one-half the clock period. This enables the calibration logic to accurately center the clock within the data window.

For frequencies less than 400 MHz, because FREQ\_REF\_CLK has twice the frequency of MEM\_REF\_CLK, the maximum delay that can be derived from the PHASER is one-half the data period or one-fourth the clock period. Hence for frequencies less than 400 MHz, just using the PHASER delay taps might not be sufficient to accurately center the clock in the data window. For these frequency ranges, a combination of both data delay using IDELAY taps and PHASER taps is used. The calibration logic determines the best possible delays, based on the initial clock-data alignment. The algorithm first delays the read capture clock using the PHASER\_IN fine delay line until a data window edge is detected.

An averaging algorithm is used for data window detection, where data is read back over multiple cycles at the same tap value. The number of sampling cycles is set to 214. In addition to averaging, there is a counter that tracks whether the read capture clock is positioned in the unstable jitter region. A counter value of 3 means that the sampled data value is constant for three consecutive tap increments and the read capture clock is

considered to be in a stable region. The counter value is reset to 0 whenever a value different from the previous value is detected.

The next step is to increment the fine phase shift delay line of the PHASER\_IN block one tap at a time until a data mismatch is detected. The data read out of IN\_FIFO after the required settling time is then compared with the recorded data at the previous tap value. This is repeated until a data mismatch is found, indicating detection of a valid data window edge. A valid window is the number of PHASER\_IN fine phase shift taps for which the stable counter value is a constant 3. This algorithm mitigates the risk of detecting a false valid edge in the unstable jitter regions.

## Data Alignment and Valid Generation

This phase of calibration:

- Ensures read data from all the read byte groups is aligned to the rising edge of the ISERDES CLKDIV capture clock
- Sets the latency for fixed-latency mode (supported for the PHY-only interface).
- Matches the latency for each memory when wider memories are derived from small memories.
- Sends the determined latency to the read valid generation logic.

After read data capture clock centering is achieved, the calibration logic writes out a known data pattern to the RLDRAM II device and issues continuous reads back from the memory. This is done to determine whether the read data comes back aligned to the positive edge or negative edge of the ICLKDIV output of the PHASER\_IN. Captured data from a byte group that is aligned to the negative edge, is made to align to the positive edge using the EDGE\_ADV input to the PHASER\_IN, which shifts the ICLKDIV output by one fast clock cycle.

The next stage is to generate the valid signal associated with the data on the client interface. During this stage of calibration, a burst-of-eight data pattern is written to memory and read back. This phase allows the read logic to count how many cycles elapse before the expected data returns. The basic flow through this phase is:

1. Count cycles until the read data arrives for each memory device.
2. Determine what value to use as the fixed latency. This value can be either the set value indicated by the user from the PHY\_LATENCY parameter or the maximum latency across all memory devices.
3. Calibrate the generation of the read valid signal. Using the value determined in [step 2](#), delay the read valid signal to align with the read data for the user.
4. Assert cal\_done.

## Customizing the Core

The RLDRAM II memory interface solution is customizable to support several configurations. The specific configuration is defined by Verilog parameters in the top level of the core. These parameters are summarized in [Table 3-17](#).

Table 3-17: RLDRAM II Memory Interface Solution Configurable Parameters

Parameter	Value	Description
CLK_PERIOD		Memory clock period (ps).
ADDR_WIDTH	19-22	Memory address bus width.
BANK_WIDTH	3	Memory bank address bus width.
DATA_WIDTH		Memory data bus width and can be set through the MIG tool. A maximum DATA_WIDTH of 72 is supported.
QK_WIDTH	2 per x18/x36 device	Memory read clock bus width.
DK_WIDTH	2 per x36 device 1 per x18 device	Memory write clock bus width.
BURST_LEN	4, 8	Memory data burst length.
DM_PORT	ON, OFF	This parameter enables and disables the generation of the data mask ports.
NUM_DEVICES		Number of memory devices used.
MRS_CONFIG	1, 2, 3	This parameter sets the configuration setting in the RLDRAM II memory register.
MRS_ADDR_MUX	ON, OFF	This parameter sets the address multiplexing setting in the RLDRAM II memory register.
MRS_DLL_RESET	DLL_ON	This parameter sets the DLL setting in the RLDRAM II memory register.
MRS_IMP_MATCH	INTERNAL, EXTERNAL	This parameter sets the impedance setting in the memory register.
MRS_ODT	ON, OFF	This parameter sets the ODT setting in the memory register.
IODELAY_GRP		This is a unique name for the IODELAY_CTRL provided when multiple IP cores are used in the design.
REFCLK_FREQ	200.0	Reference clock frequency for IODELAYCTRLs.
BUFMR_DELAY		Simulation-only parameter used to model buffer delays.
RST_ACT_LOW	0,1	Active Low or active High reset.
IBUF_LPWR_MODE	ON, OFF	Enables or disables low power mode for the input buffers.
IODELAY_HP_MODE	ON, OFF	Enables or disables high-performance mode within the IODELAY primitive. When set to OFF, the IODELAY operates in low power mode at the expense of performance.

Table 3-17: RLDRAM II Memory Interface Solution Configurable Parameters

Parameter	Value	Description
INPUT_CLK_TYPE	DIFFERENTIAL, SINGLE_ENDED	Indicates whether the system uses single-ended or differential system clocks/reference clocks. Based on the selected CLK_TYPE, the clocks must be placed on the correct input ports. For differential clocks, sys_clk_p/sys_clk_n must be used. For single-ended clocks, sys_clk must be used.
CLKFBOUT_MULT_F		MMCM voltage-controlled oscillator (VCO) multiplier. This value is set by the MIG tool based on the frequency of operation.
CLKOUT_DIVIDE		VCO output divisor for fast memory clocks. This value is set by the MIG tool based on the frequency of operation.
DIVCLK_DIVIDE		MMCM VCO divisor. This value is set by the MIG tool based on the frequency of operation.
SIM_BYPASS_INIT_CAL	SKIP, FAST, NONE	This simulation-only parameter is used to speed up simulations, by skipping the initialization wait time and speeding up calibration.
DEBUG_PORT	ON, OFF	Turning on the debug port allows for use with the Virtual I/O (VIO) of the ChipScope analyzer. This allows the user to change the tap settings within the PHY based on those selected through the VIO. This parameter is always set to OFF in the sim_tb_top module of the sim folder, because debug mode is not required for functional simulation.
N_DATA_LANES	DATA_WIDTH/9	Calculated number of data byte lanes, used to set up signal widths for using the debug port.
DIFF_TERM_SYSCLK	"TRUE", "FALSE"	Differential Termination for System clock input pins
DIFF_TERM_REFCLK	"TRUE", "FALSE"	Differential Termination for IDELAY reference clock input pins
nCK_PER_CLK	2	Number of memory clocks per fabric clocks.
TCQ	100	Register delay for simulation.

Table 3-18 contains parameters set up by the MIG tool based on the pinout selected. When making pinout changes, it is recommended to rerun the MIG tool so the parameters are set

up properly; otherwise see [Pinout Requirements, page 235](#). Mistakes to the pinout parameters can result in non-functional simulation, an unrouteable design, and/or trouble meeting timing. These parameters are used to set up the PHY and route all the necessary signals to and from it.

**Table 3-18: RLDRAM II Memory Interface Solution Pinout Parameters**

Parameter	Description	Example
BYTE_LANES_B0, BYTE_LANES_B1, BYTE_LANES_B2	Three fields, one per possible I/O bank. Defines the byte lanes being used in a given I/O bank. A "1" in a bit position indicates a byte lane is used, and a "0" indicates unused.	4'b1101: Three byte lanes in use for a given bank, with one not in use.
DATA_CTL_B0, DATA_CTL_B1, DATA_CTL_B2	Three fields, one per possible I/O bank. Defines the byte lanes for a given I/O bank. A "1" in a bit position indicates a byte lane is used for data, and a "0" indicates it is used for address/control.	4'b1100: Two data byte lanes, and, if used with a BYTE_LANES_B0 parameter as in the example shown above, one address/control.
CPT_CLK_SEL_B0, CPT_CLK_SEL_B1, CPT_CLK_SEL_B2	Three fields, one per possible I/O bank. Defines which read capture clocks are used for each byte lane in given bank. MRCC read capture clocks are placed in byte lanes 1 and/or 2, where parameter is defined for each data byte lane to indicate which read clock to use for the capture clock. 8 bits per byte lane, defined such that: <ul style="list-style-type: none"> <li>• [3:0] - 1, 2 to indicate which of two capture clock sources</li> <li>• [7:4] - 0 (bank below), 1 (current bank), 2 (bank above) to indicate in which bank the clock is placed.</li> </ul>	32'h12_12_11_11: Four data byte lanes, all using the clocks in the same bank. 32'h21_22_11_11: Four data byte lanes, two lanes using the capture clock from the bank above (16'h21_22), two using the capture clock from the current bank (16'h11_11).
PHY_0_BITLANES, PHY_1_BITLANES, PHY_2_BITLANES	Three fields, one per possible I/O bank. 12-bit parameter per byte lane used to determine which I/O locations are used to generate the necessary PHY structures.	12'hBFC (12'b1011_1111_1100): bit lanes 0, 1, and 10 are not used, all others are used.
CK_MAP	Bank and byte lane position information for the CK/CK#. 8-bit parameter provided per pair of signals. <ul style="list-style-type: none"> <li>• [3:0] - Byte lane position within a bank. Values of 0, 1, 2, or 3 are supported.</li> <li>• [7:4] - Bank position. Values of 0, 1, or 2 are supported</li> </ul>	8'h13: CK/CK# placed in bank 1, byte lane 3. 8'h20: CK/CK# placed in bank 2, byte lane 0.

Table 3-18: RLDRAM II Memory Interface Solution Pinout Parameters (Cont'd)

Parameter	Description	Example
DK_MAP	Bank and byte lane position information for the DK/DK#. 8-bit parameter provided per pair of signals. <ul style="list-style-type: none"> <li>• [3:0] - Byte lane position within a bank. Values of 0, 1, 2, or 3 are supported.</li> <li>• [7:4] - Bank position. Values of 0, 1, or 2 are supported</li> </ul>	8'h13: DK/DK# placed in bank 1, byte lane 3. 8'h20: DK/DK# placed in bank 2, byte lane 0.
QK_MAP	Bank and byte lane position information for the QK/QK#. 8-bit parameter provided per pair of signals. <ul style="list-style-type: none"> <li>• [3:0] - Byte lane position within a bank. Values of 0, 1, 2, or 3 are supported.</li> <li>• [7:4] - Bank position. Values of 0, 1, or 2 are supported</li> </ul>	8'h11: QK/QK# placed in bank 1, byte lane 1. 8'h22: QK/QK# placed in bank 2, byte lane 2.
CS_MAP	Bank and byte lane position information for the chip select. 12-bit parameter provided per pin. <ul style="list-style-type: none"> <li>• [3:0] - Bit position within a byte lane. Values of [0, 1, 2, . . . , A, B] are supported.</li> <li>• [7:4] - Byte lane position within a bank. Values of 0, 1, 2, or 3 are supported.</li> <li>• [11:8] - Bank position. Values of 0, 1, or 2 are supported</li> </ul>	12'h11A: Chip select placed in bank 1, byte lane 1, at location "A". 12'h235: Chip select placed in bank 2, byte lane 3, at location 5.
WE_MAP	Bank and byte lane position information for the write enable. See CS_MAP description.	See CS_MAP Example
REF_MAP	Bank and byte lane position information for the refresh signal. See CS_MAP description.	See CS_MAP Example
ADDR_MAP	Bank and byte lane position information for the address. See CS_MAP description.	See CS_MAP Example
BANK_MAP	Bank and byte lane position information for the bank address. See CS_MAP description.	See CS_MAP Example
DQTS_MAP	Bank and byte lane position information for the 3-state control. See CS_MAP description.	See CS_MAP Example

**Table 3-18: RLDRAM II Memory Interface Solution Pinout Parameters (Cont'd)**

Parameter	Description	Example
DM_MAP	Bank and byte lane position information for the data mask. See CS_MAP description.	See CS_MAP Example
QVLD_MAP	Bank and byte lane position information for the QVLD. See CS_MAP description.	See CS_MAP Example
DATA0_MAP, DATA1_MAP, DATA2_MAP, DATA3_MAP, DATA4_MAP, DATA5_MAP, DATA6_MAP, DATA7_MAP	Bank and byte lane position information for the data bus. See CS_MAP description.	See CS_MAP Example

## Design Guidelines

### Design Rules

Memory types, memory parts, and data widths are restricted based on the selected FPGA, FPGA speed grade, and the design frequency. The final frequency ranges are subject to characterization results.

### Trace Length Requirements

Trace lengths described here are for high-speed operation and can be relaxed depending on the application's target bandwidth requirements. The package delay should be included when determining the effective trace length. These internal delays can be found using the Pinout and Area Constraints Editor (PACE) tool. These rules indicate the maximum electrical delays between RLDRAM II signals:

- The maximum skew between any DQ/DM and DK/DK# should be  $\pm 15$  ps.
- The maximum skew between any DQ and its associated QK/QK# should be  $\pm 15$  ps.
- The maximum skew between any address and control signals and the corresponding CK/CK# should be  $\pm 50$  ps.
- The maximum skew between any DK/DK# and CK/CK# should be  $\pm 25$  ps.

### Pinout Requirements

Xilinx 7 series FPGAs are designed for very high-performance memory interfaces, and certain rules must be followed to use the RLDRAM II physical layer. Xilinx 7 series FPGAs have dedicated logic for each byte group. Four byte groups are available in each 50-pin bank. Each 50-pin bank consists of four byte groups that contain 1 DQS clock-capable I/O pair and 10 associated I/Os. Two pairs of multiregion clock capable I/O (MRCC) pins are available in a bank, and are used for placing the read clocks (QK/QK#).

In a typical RLDRAM II data bank configuration, 9 of these 10 I/Os are used for the data (DQ) and one can be used for the data mask (DM). The write clocks (DK/DK#) use one of

the DQSCCIO pairs inside the data bank. QK/QK# clocks must be placed on MRCC pins in a given data bank or in the bank above or below the data. QVLD is not used in the design but should be placed on a free pin in a data or address/control bank for future use. Xilinx 7 series FPGAs have dedicated clock routing for high-speed synchronization that is routed vertically within the I/O banks. Thus, RLDRAM II interfaces must be arranged in the banks vertically and not horizontally. In addition, the maximum height is three banks.

After a core is generated through the MIG tool, the most optimal pinout has been selected for the design. Manual changes through the UCF are not recommended. However, if the UCF needs to be altered, these rules must be taken into consideration:

- The CK/CK# clocks must be placed in an address/control byte lane. The CK/CK# clocks also need to be placed on a DQSCCIO pin pair. CK must be placed on the P location, and CK# must be placed on the N location.
- The DK/DK# clocks must be placed in a data byte lane. The DK/DK# clocks also need to be placed on a DQSCCIO pin pair. DK must be placed on the P location, and DK# must be placed on the N location.
- Data (DQ) is placed such that all signals corresponding to one byte (9 bits) are placed inside a byte group. DQ must not be placed on the DQSCCIO N location in a byte lane, because this location is used for the 3-state control.
- It is recommended to keep all the data generated from a single memory component within a bank.
- Read clocks (QK and QK#) need to be placed on the MRCC pins that are available in each bank, respectively. Data must be in the same bank as the associated QK/QK#, or in the bank above or below.
- Address/control signals can be placed in byte groups that are not used for data and all should be placed in the same bank.
- For a given byte lane, the DQSCC\_N location is used to generate the 3-state control signal. The 3-state can share the location with QVLD, DK#, or DM only data.
- The system clock input must be in the same column as the memory interface. The system clock input is strongly recommended to be in the address/control bank. If this is not possible, the system clock input must be in the bank above or below the address/control bank.

## Manual Pinout Changes

For manually manipulating the parameters described in [Table 3-18](#), the following examples show how to allocate parameters for a given byte lane. [Table 3-19](#) shows a typical data byte lane, indicating the bank, byte lane, and bit position for each signal.

*Table 3-19: Example Byte Lane #1*

Bank	Byte Lane	Bit	DDR	Byte Group	I/O Type	I/O Number	Special Designation	BITLANES		
0	0	9	VREF	A_11	P	12	VREF	1	0	
		8	DQ8	A_10	N	11		1	1	
		7	DQ7	A_09	P	10		1	0	0001
		6	DQ6	A_08	N	9		1	0	1
		B	DK0_P	A_07	P	8	DQSCC-P	1	1	1111
		A	DK0_N	A_06	N	7	DQSCC-N	1	1	F
		5	DQ5	A_05	P	6		1	1	
		4	DQ4	A_04	N	5		1	1	1111
		3	DQ3	A_03	P	4		1	1	
		2	DQ2	A_02	N	3		1	1	
		1	DQ1	A_01	P	2		1	1	
		0	DQ0	A_00	N	1		1	1	F
			VRN	N/A	SE	0		1FF		


The byte lane parameters for [Table 3-19](#) are shown in [Table 3-20](#).

*Table 3-20: Parameters for Example Data Byte Lane #1*

Parameter	Value
DK_MAP	8'h00
DQTS_MAP	12'h00A
PHY_0_BITLANES	12'h1FF
DATA0_MAP	108'h008_007_006_005_004_003_002_001_000

[Table 3-21](#) shows another data byte lane, with QVLD placed in the 3-state location, which is valid, as the 3-state location only uses the OSERDES location of the I/O.

**Table 3-21: Example Byte Lane #2**

Bank	Byte Lane	Bit	DDR	Byte Group	I/O Type	I/O Number	Special Designation	BITLANES		
0	1	9	QK0_P	B_11	P	24	CCIO-P		0	0
		8	QK0_N	B_10	N	23	CCIO-N		1	1
		7	DQ17	B_09	P	22	CCIO-P		1	1000
		6	DQ16	B_08	N	21	CCIO-N		0	8
		B	DQ15	B_07	P	20	DQSCC-P		1	1111
		A	QVLD	B_06	N	19	DQSCC-N		1	F
		5	DQ14	B_05	P	18			1	
		4	DQ13	B_04	N	17			1	
		3	DQ12	B_03	P	16			1	
		2	DQ11	B_02	N	15			1	
		1	DQ10	B_01	P	14			1	1111
		0	DQ9	B_00	N	13			1	F

The byte lane parameters for [Table 3-21](#) are shown in [Table 3-22](#).

**Table 3-22: Parameters for Example Data Byte Lane #2**

Parameter	Value
QVLD_MAP	12'h01A
DQTS_MAP	12'h01A
PHY_0_BITLANES	12'h8FF
DATA1_MAP	108'h017_016_01B_015_014_013_012_011_010
QK_MAP	8'h01

[Table 3-23](#) shows the same byte lane as [Table 3-21](#), but instead of QVLD, the Data Mask (DM) is placed in this byte lane. While the DM can share the OSERDES location with the 3-state control, they cannot share the same location in the OUT\_FIFO in the PHY. Thus some signals from the OUT\_FIFO have to shift as shown in [Table 3-23](#). In this case, the direction of the shift is determined on the byte lane location, with byte lanes 0, 1 shifted up, and 2, 3 shifted down. In this case, the PHY merges the 3-state control with the DM to share the same OSERDES location.

Table 3-23: Example Byte Lane #3, Shared 3-State with DM in Byte Lane #1

Bank	Byte Lane	Bit	MAP	DDR	Byte Group	I/O Type	I/O Number	Special Designation	BITLANES		
UCF											
0	1	9		QK0_P	B_11	P	24	CCIO-P	0	1	
		8	DQ17	QK0_N	B_10	N	23	CCIO-N			
		7	DQ16	DQ17	B_09	P	22	CCIO-P	1	1	
		6	DQ15	DQ16	B_08	N	21	CCIO-N			
		B	3-state	DQ15	B_07	P	20	DQSCC-P	0	0101	
		A	DM	DM	B_06	N	19	DQSCC-N	1	5	
		5	DQ14	DQ14	B_05	P	18		1	1111	
		4	DQ13	DQ13	B_04	N	17		1	F	
		3	DQ12	DQ12	B_03	P	16		1		
		2	DQ11	DQ11	B_02	N	15		1		
		1	DQ10	DQ10	B_01	P	14		1	1111	
		0	DQ9	DQ9	B_00	N	13		1	F	5FF

The byte lane parameters for Table 3-23 are shown in Table 3-24.

Table 3-24: Parameters for Example Data Byte Lane #3

Parameter	Value
DM_MAP	12'h01A
DQTS_MAP	12'h01B
PHY_0_BITLANES	12'h5FF
DATA1_MAP	108'h018_017_016_015_014_013_012_011_010
QK_MAP	8'h01

[Table 3-25](#) shows another byte lane with the QVLD sharing the location of the 3-state control (or leaving the location unused).

**Table 3-25: Example Byte Lane #4, Shared 3-State with QVLD**

Bank	Byte Lane	Bit	MAP	DDR	Byte Group	I/O Type	I/O Number	Special Designation	BITLANES	
UCF										
0	2	9	DQ26	DQ26	C_11	P	12		1	
		8	DQ25	DQ25	C_10	N	11		1	
		7	DQ24	DQ24	C_09	P	10		1	
		6	DQ23	DQ23	C_08	N	9		1	
		B	DQ22	DQ22	C_07	P	8	DQSCC-P	1	1011
		A	QVLD	QVLD	C_06	N	7	DQSCC-N	0	B
		5	DQ21	DQ21	C_05	P	6		1	1111
		4	DQ20	DQ20	C_04	N	5		1	F
		3	DQ19	DQ19	C_03	P	4	CCIO-P	1	
		2	DQ18	DQ18	C_02	N	3	CCIO-N	1	
		1		QK1_P	C_01	P	2	CCIO-P	0	1100
		0		QK1_N	C_00	N	1	CCIO-N	0	C

The byte lane parameters for [Table 3-25](#) are shown in [Table 3-26](#).

**Table 3-26: Parameters for Example Data Byte Lane #4**

Parameter	Value
DQTS_MAP	12'h02A
PHY_0_BITLANES	12'hBFC
DATA1_MAP	108'h029_028_027_026_02B_025_024_023_022
QK_MAP	8'h02

[Table 3-27](#) shows the same byte lane as [Table 3-25](#), but instead of QVLD the DM is placed in this byte lane. In this situation the signals are shifted down in the OUT\_FIFO.

**Table 3-27: Example Byte Lane #5, Shared 3-State with DM in Byte Lane #2**

Bank	Byte Lane	Bit	MAP	DDR	Byte Group	I/O Type	I/O Number	Special Designation	BITLANES	
UCF										
0	2	9	DQ26	DQ26	C_11	P	12		1	
		8	DQ25	DQ25	C_10	N	11		1	
		7	DQ24	DQ24	C_09	P	10		1	
		6	DQ23	DQ23	C_08	N	9		1	
		B	DQ22	DQ22	C_07	P	8	DQSCC-P	1	1111
		A	DM	DM	C_06	N	7	DQSCC-N	1	F
		5	3-state	DQ21	C_05	P	6		0	1101
		4	DQ21	DQ20	C_04	N	5		1	D
		3	DQ20	DQ19	C_03	P	4	CCIO-P	1	
		2	DQ19	DQ18	C_02	N	3	CCIO-N	1	
		1	DQ18	QK1_P	C_01	P	2	CCIO-P	1	1110
		0		QK1_N	C_00	N	1	CCIO-N	0	E
										FDE

The byte lane parameters for [Table 3-27](#) are shown in [Table 3-28](#).

**Table 3-28: Parameters for Example Data Byte Lane #5**

Parameter	Value
DM_MAP	12'h02A
DQTS_MAP	12'h025
PHY_0_BITLANES	12'hFDE
DATA1_MAP	108'h029_028_027_026_02B_024_023_022_021
QK_MAP	8'h02

## I/O Standards

The MIG tool generates the appropriate UCF for the core with SelectIO™ standards based on the type of input or output to the 7 series FPGAs. These standards should not be changed. [Table 3-29](#) contains a list of the ports with the I/O standard used.

**Table 3-29: I/O Standards**

Signal	Direction	I/O Standard
rldii_ck_p, rldii_ck_n	Output	DIFF_HSTL_I
rldii_dk_p, rldii_dk_n	Output	DIFF_HSTL_I
rldii_cs_n	Output	HSTL_I

Table 3-29: I/O Standards (Cont'd)

Signal	Direction	I/O Standard
rldii_we_n	Output	HSTL_I
rldii_ref_n	Output	HSTL_I
rldii_a	Output	HSTL_I
rldii_ba	Output	HSTL_I
rldii_dm	Output	HSTL_I
rldii_dq	Input/Output	HSTL_II_T_DCI, HSTL_II
rldii_qk_p, rldii_qk_n	Input	DIFF_HSTL_II_T_DCI, DIFF_HSTL_II