# Debug / Width Parameterization

5

10

15

20

# Shepard Siegel Atomic Rules LLC

25

30

© 2011 Atomic Rules LLC

# Overview

OpenCPI HDL components may be written to parameterize aspects of their

implementation in a standardized fashion. This document describes how this has been accomplished for debug and width.

#### **Consistent Parameter Names**

The use of consistent parameter names reduces the chance of error and allows for reuse and automation. By way of example, the module parameters for the SMAdapter.v code is shown and each parameter explained:

```
parameter integer HAS_DEBUG_LOGIC = 1

45 parameter integer WMI_MO_DATAPATH_WIDTH = 32
parameter integer WSI_SO_DATAPATH_WIDTH = 32
parameter integer WSI_MO_DATAPATH_WIDTH = 32
parameter integer WORKER_CTRL_INIT = 1
```

The first entry, HAS\_DEBUG\_LOGIC, is an integer that used to indicate of the module does (1) or does not (0) have debug logic instantiated. This parameter would more correctly be a Boolean; however many Verilog simulators and synthesis tools do not support this SystemVerilog type. Instead, integer 1 indicates True; and 0 indicates False.

The next three entries are of the form XXX\_YY\_DATAPATH\_WIDTH and describe the width of this module's data flow interfaces in bits. XXX calls out either WMI or WSI, one of the two OpenCPI WIP data flow interfaces. YY calls out if a particular interface is either a Master (M) or Slave (S) and its ordinal ID starting from 0. In this case all ordinal IDs are 0. If there was an additional WMI Master interface, for example, it would be WMI\_M1\_DATAPATH\_WIDTH.

Lastly, an ad hoc parameter chosen by the module author is shown. So long as it does not collide with the OpenCPI patterns previously described any string may be used the module author to parameterize their IP.

65

55

# **Individual Module Results**

Individual results are shown for debug/width sweep for the following modules BiasWorker, SMAdapter, DelayWorker, and OCDP.

## BiasWorker

Parameterized Width and Debug

Width	Debug	FMax (MHz)	DFFs	6-LUTs
32	0	360	354	493
32	1	381	567	842
64	0	337	462	686
64	1	310	673	974
128	0	261	678	983
128	1	261	887	1300
256	0	166	1110	1683
256	1	166	1319	1952

#### 75 Test Conditions:

ISE 13.3, XST defaults, Virtex6

## SMAdapter

#### 80 Parameterized Width and Debug

Width	Debug	FMax (MHz)	DFFs	6-LUTs
32	0	270	819	1638
32	1	277	1197	2075
64	0	278	1099	2101
64	1	277	1478	2280
128	0	259	1659	2365
128	1	258	2034	3080
256	0	222	2775	4035
256	1	222	3151	4365

Test Conditions: ISE 13.3, XST defaults, Virtex6

# DelayWorker

Parameterized Width and Debug

Width	Debug	FMax (MHz)	DFFs	6-LUTs
32	0	244	2132	3478
32	1	255	2531	4032
64	0	253	2248	3652
64	1	255	2649	4223
128	0	256	2463	4107
128	1	255	2864	4557
256	0	246	2894	4651
256	1	255	3295	5230

#### 90 Test Conditions:

ISE 13.3, XST defaults, Virtex6

## **OCDP**

Parameterized Width and Debug

Width	Push, Pull,	FMax (MHz)	FMax (MHz) DFFs	
	Debug			
32	001	234	2681	4359
32	011	205	3209	5104
32	101	205	3227	5313
32	111	183	3360	5995
64	001	234	2718	4283
64	011	190	3252	5168
64	101	210	3315	5089
64	111	186	3399	5811
128				
256				

95

**Test Conditions:** 

ISE 13.3, XST defaults, Virtex6

### **Full Chip Build Results**

It is possible to pass parameters such as debug and width to some or all modules in the design hierarchy. There are several ways this can be achieved; two of them are listed here:

- 1. The use of `define pre-processor.
  - 2. The use of a static assignment to convey the parameter value.

Other techniques are also permissible so long as they conform to the Verilog 1364-2001 specification.

- Parameters represent constants; hence, it is illegal to modify their value at runtime. However, module parameters can be modified at compilation time to have values that are different from those specified in the declaration assignment. This allows customization of module instances. [1]
- 115 By globally switching the HAS\_DEBUG\_LOGIC parameters it is possible to easily produce a design that globally has (or doesn't have) debug logic inserted. The next page shows the comparison for a ML605 build with a 32bit wide datapath. It was tested to be equally operational with all available regression software including both testRpl and NFT.
- Unsurprisingly, the chip implementation without debug logic is smaller. In this case it used about 1000 fewer DFFs and 6-LUTs. The synthesis report does not show what gain (or loss) this had with regard to timing closure as both design closed timing.

# With HAS\_DEBUG\_LOGIC = 0

Selected Device : 6vlx240tff1156-1

	out of out of	150720 150720	8% 21% 18% 8%
44933 18637 12578 13718 1951	out of	44933	41% 27% 30%
224 222	out of	600	37%
29 29 10	out of	416 32	6% 31%
	32355 27530 4825 1976 2849 44933 18637 12578 13718 1951 224 222	32355 out of 27530 out of 4825 out of 1976 2849	32355 out of 150720 27530 out of 150720 4825 out of 58400 1976 2849  44933 18637 out of 44933 12578 out of 44933 1951  224 222 out of 600  29 out of 416

## With HAS\_DEBUG\_LOGIC = 1

Selected Device : 6vlx240tff1156-1

34523 29688	out of out of	150720 150720	9% 22% 19% 8%
	out of	47412	41% 27% 31%
224 222	out of	600	37%
30 30 10	out of	416 32	7% 31%
	34523 29688 4835 1986 2849 47412 19647 12889 14876 2012 224 222	34523 out of 29688 out of 4835 out of 1986 2849 47412 19647 out of 12889 out of 14876 out of 2012 224 222 out of 30 out of 30	34523 out of 150720 29688 out of 150720 4835 out of 58400 1986 2849  47412 19647 out of 47412 12889 out of 47412 12889 out of 47412 2012  224 222 out of 600  30 out of 416 30

# References

D	Document Name
1	IEEE Standard Verilog Hardware Description Language, March 2001 IEEE Std 1364-2001
2	IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-1993, 2002