

### OpenCPI FPGA Boards at Atomic Rules

ID	Board Vendor	Board Model	Build Code	FPGA	PCIe	FTop	Status
101	<a href="#">Xilinx</a>	<a href="#">ML555</a>	"ml555"	V5-LX50T	Gen1 x8	FTopV5	B,H(3),R,W
102	<a href="#">Abekas</a>	<a href="#">Alder</a>	"alder"	V5-LX50T	Gen1 x8	FTopV5	B,H(1),W
103	Generic	Generic	"sx95t"	V5-SX95T	Gen1 x8	FTopV5_adc	B,P(1),R,W
104	<a href="#">Xilinx</a>	<a href="#">XUPV5</a>	"xupv5"	V5-LX110T	Gen1 x1	FTopV5_gbe	B,H(1),R,W
105	Generic	<a href="#">Generic</a>	"fx130"	V5-FX130T	Gen1 x8	FTopV5	U
106	<a href="#">HiTechGlobal</a>	<a href="#">Net10G</a>	"tx240"	V5-TX240T	Gen1 x8	FTopV5	B, W
107	Generic	Generic	"lx330"	V5-LX330T	Gen1 x8	FTopV5	B,P(0),W
108	<a href="#">Xilinx</a>	<a href="#">ML605</a>	"ml605"	V6-LX240T	Gen2 x4	FTopV6	B,H(1),R,W
109	<a href="#">Xilinx</a>	<a href="#">SP605</a>	"sp605"	S6-LX45T	Gen1 x1	FTopS6	B,H(1)
110	<a href="#">HiTechGlobal</a>	<a href="#">S4GX</a>	"s4gx"	4SGX-230	Gen2 x8	FTopSGX	U
111	<a href="#">Altera</a>	<a href="#">4CGX15N</a>	"c4gx"	4CGX-12	Gen1 x1	FTopCGX	H(1)

#### Status Codes:

B = In OpenCPI build

H = Hardware in Use (number of boards located at AR-Auburn)

P = Proprietary Hardware (number of boards located at AR-Auburn)

R = In Test Regressions

U = Under Consideration

W = Known Working

### Development/Target Machines for PCIe at Atomic Rules

Machine Name	OS	Chipset	GPU	DRAM (GB)
core960	RHEL5.3 WS 64b	X58	GTX285	12
core920	RHEL5.3 WS 64b	X58	GTX280	12
amd790 [1]	RHEL5.3 WS 64b	790FX	8800GT	4
Q9550	XP-SP3 32b	X48	GTX280	4
XP8500	XP-SP3 32b	X48	8800GT	4

#### Note Codes:

[1] = On loan to OpenCPI development partner in Exeter, NH