ECEC-355

Project 4: Pipelining RISC-V Simulation

Instructor: Anup Das
TA: Shihao Song {shihao.song@drexel.edu}

1 Introduction

You may work on this project in a team of up to two members. This project is due on **August 17, 2020**.

2 Required Reading

Chapter 4, The Processor, Sections 4.5 – 4.7

3 Task

Your task is to divide the single-cycle core into five stages, represented by five new structures. Test your simulator using *../cpu_traces/project_four* with the following configurations:

- x1 = 0; x2 = 10; x3 = -15; x4 = 20; x5 = 30; x6 = -35
- 40(x1) = -63, 48(x1) = 63

4 Submission

1. Summarize your experiment in 3. Compile your report in PDF format.
2. All the source codes.
3. Zip above and submit through Bblearn.