
[illegible]

1 Scanners

(a) Describe *informally* the languages accepted by the following finite automaton.



.....

.....

.....

.....

.....

(b) Consider the regular expressions $(ab|ac)^*$.

- (i) Use Thompson's construction to construct a nondeterministic finite automaton for the regular expression.
- (ii) Convert the nondeterministic finite automaton to a deterministic finite automaton.
- (iii) Minimize the deterministic finite automaton

Answer _____

Answer _____

2 Parsers

(a) Write a context-free grammar for the Backus-Naur form (BNF) notation for context-free grammars.

.....

.....

.....

.....

.....

.....

.....

.....

(b) Consider the following grammar.

1	A	\rightarrow	Ba
2	B	\rightarrow	dab
3		$ $	Cb
4	C	\rightarrow	cB
5		$ $	Ac

Does this grammar satisfy the LL(1) condition? Justify your answer. If it does not, rewrite it as an LL(1) grammar for the same language.

.....

.....

.....

.....

.....

.....

.....

.....

3 Intermediate Representations

Consider the following code fragment.


```
1 IF c[i] # 0 THEN
2   a[i] := b[i] DIV c[i]
3 ELSE
4   a[i] := b[i]
5 END
```

- (a) Show how the following code fragment might be represented in an *abstract syntax tree* and in a *control-flow graph*.
- (b) For what applications would one representation be preferable to the others?

Answer _____

4 Code Shape

- (a) Use the treewalk code-generation algorithm to generate naive code for the following expression tree. Assume an unlimited set of registers and that the variables are stored at offsets @a, @b, @c, and @d, respectively.



Answer _____

- (b) Sketch how you would structure the following control flow in terms of basic blocks. You only need to write the code for tests jumps.

```
1 int i = 0;
2 do {
3     if (i > 20) {
4         break;
5     } else {
6         i++;
7     }
8 } while (true);
```

Answer _____

5 Instruction Selection and Scheduling

Consider the following code fragment. Assume that the processor has a single functional unit, loads and stores take three cycles, a multiply takes two cycles, and all other operations complete in a single cycle.

```
loadAI    rarp, @a  ⇒  r1
loadAI    rarp, @b  ⇒  r2
add       r1, r2    ⇒  r4
loadAI    rarp, @c  ⇒  r3
sub       r3, r1    ⇒  r5
mult      r4, r5    ⇒  r6
multI     r3, 2     ⇒  r7
add       r6, r7    ⇒  r8
storeAI   r8        ⇒  rarp, @d
```

- (a) Draw the *dependence graph* \mathcal{D} of this code fragment and annotate every node with its *cumulative latency*.
- (b) Use the *local list scheduling* algorithm from the lecture with cumulative latency as a priority criterion to schedule this code fragment.

Answer _____

6 Register Allocation

Consider the following code fragment. Assume you have a total of $k = 4$ physical registers, r_1 , r_2 , and r_3 , plus the reserved register r_{arp} . Note on the ILOC instruction set architecture the number of registers needed to generate code for values that live in memory is $\mathcal{F} = 2$.

```
1  loadAI    rarp, @v1  ⇒  vr1
2  loadAI    rarp, @v2  ⇒  vr2
3  loadAI    rarp, @v3  ⇒  vr3
4  add       vr1, vr1  ⇒  vr4
5  loadAI    rarp, @v4  ⇒  vr5
6  mult      vr2, vr3  ⇒  vr6
7  mult      vr4, vr6  ⇒  vr7
8  mult      vr5, vr7  ⇒  vr8
9  storeAI   vr8       ⇒  rarp, @a
```

- (a) Write down the *live ranges* as a set of intervals.
- (b) Show the result of using the *top-down* local algorithm on it to allocate registers.
- (c) Show the result of using the *bottom-up* local algorithm on it to allocate registers.

Answer _____

Answer _____
