
0.1 Scanner



The following table sketches the steps that the subset construction algorithm follows.

Set Name	DFA States	NFA States	$\varepsilon\text{-closure}(\text{Delta}(q,\circ))$		
Set Name			a	b	с
qo	\mathbf{d}_{0}	n_0	$\left\{\begin{array}{l} n_1,n_2,n_3,\\ n_4,n_6,n_9 \end{array}\right\}$	0	Ø
q ₁	d ₁	$\left\{\begin{array}{l} n_1,n_2,n_3,\\ n_4,n_6,n_9 \end{array}\right\}$	Ø	$\left\{ \begin{array}{l} n_5, n_8, n_9, \\ n_3, n_4, n_6 \end{array} \right\}$	n ₇ , n ₈ , n ₉ , n ₃ , n ₄ , n ₆
q ₂	d ₂	$\left\{ \begin{array}{l} n_{5}, n_{8}, n_{9}, \\ n_{3}, n_{4}, n_{6} \end{array} \right\}$	0	q ₂	q3
q ₃	d_3	$\left\{ \begin{array}{l} n_{7}, n_{8}, n_{9}, \\ n_{3}, n_{4}, n_{6} \end{array} \right\}$	0	q ₂	q ₃

The algorithm takes the following steps

- 1. Initialization separates accepting from nonaccepting states: $\{\{s_3,s_5\},\{s_0,s_1,s_2,s_4\}\}$
- Step 1 examines {s₃, s₅}: neither state has an exiting transition, i.e., no split occurs
- 3.
- Step 2 examines $\{s_0, s_1, s_2, s_4\}$: on charachter e, it splits $\{s_2, s_4\}$ out of the set Step 3 examines $\{s_0, s_1\}$: on charachter f, it splits $\{s_1\}$ out of the set
- 5. Step 4 makes a final pass over the current partition $\{\{s_3,s_5\},\{s_0\},\{s_1\},\{s_2,s_4\}\}:$ no more splits occur and, therefore, the fix-point is reached

Note: We assume that the various loops in the algorithm iterate over the sets of P and over the characters in $\Sigma = \{e,f,i\}$ in order.

The following summarizes the significant steps that occur in minimizing this DFA.

Step	Current	Examines		
Step	Partition	Set	Char	Action
0	$\{\{s_3, s_5\}, \{s_0, s_1, s_2, s_4\}\}$	_	_	_
1	$\{\{s_3, s_5\}, \{s_0, s_1, s_2, s_4\}\}$	$\{s_3, s_5\}$	all	none
2	$\{\{s_3, s_5\}, \{s_0, s_1, s_2, s_4\}\}$	$\{s_0, s_1, s_2, s_4\}$	е	split {s2, s4
3	$\{\{s_3, s_5\}, \{s_0, s_1\}, \{s_2, s_4\}\}$	$\{s_0, s_1\}$	f	split {s ₁ }
4	$\{\{s_3, s_5\}, \{s_0\}, \{s_1\}, \{s_2, s_4\}\}$	all	all	none

0.2 LL(1) Grammar

Formally, a Context-Free Grammar G is a quadruple (T, NT, S, P) where

- is the set of terminal symbols, or words, in the language L(G).
- is the set of nonterminal symbols that appear in the productions of G.
- is a nonterminal designated as the **goal symbol** or **start symbol** of the grammar. S represents the set of sentences in L(G).

is the set of productions or rewrite rules in G. Each rule in P has the form $NT \to (T \cup NT)^+$, i.e., it replaces a **single nonterminal** with a string of one or more grammar symbols.

$$\begin{array}{ccc}
A \to A \alpha & & & & & & & & \\
A \to & A \alpha & & & & & & \\
A \to & & & & & & & \\
A' \to & & & & & & \\
A' \to & & & & & & \\
A' \to & \\
A' \to$$

The translation from (direct) left recursion to right recursion is mechanical

- introduce a new nonterminal A' and transfer the recursion onto A'
- add a rule $A' \to \varepsilon,$ where ε represents the empty string

So far, we have only tackled direct left recursion. There can also be indirect left recusion, which is caused by chains of "transitive" productions

$$\alpha \to \beta, \beta \to \gamma, \text{and } \gamma \to \alpha \delta \implies \alpha \to^+ \alpha \delta$$

Indirect left recursion can be obscured by a long chain of productions. Therefore, we need a more systematic approach to convert indirect left recursion into right recursion.

We can eliminate all left recursion from a gr

- forward substitution to convert indirect left recursion into direct left recursion
- rewriting direct left recursion as right recursion

1 impose an arbitrary order on nonterminals A_1,A_2,\dots,A_n 2 for $i\leftarrow 1$ to n do $\begin{array}{ll} \text{ for } j \leftarrow 1 \text{ fo } i - 1 \text{ do} \\ \text{ if there is a production } A_i \rightarrow A_j \gamma \text{ and } A_j \rightarrow \delta_1 |\delta_2| \ldots |\delta_n \text{ then} \\ \text{ } replace \ A_i \rightarrow A_j \gamma \text{ with a set of productions } A_i \rightarrow \delta_1 \gamma |\delta_2 \gamma| \ldots |\delta_n \gamma \\ \end{array}$ rewrite the productions to eliminate any direct left recursion on A_i

Note This algorithm assumes that the original grammar has no cycles (A \rightarrow^+ A) and

For a grammar symbol $\alpha,$ FIRST($\alpha)$ is the set of terminals that can appear at the start of a sentence derived from $\alpha.$

The domain of FIRST is the set of grammar symbols, $\mathsf{T} \cup \mathsf{NT} \cup \{\varepsilon, \mathsf{eof}\}$ and its range is $T \cup \{\epsilon, eof\}$.

 $\alpha \in \mathsf{T} \cup \{\varepsilon, \mathsf{eof}\} \quad \mathsf{FIRST}(\alpha) \text{ has exactly one member } \alpha$

 $A \in NT$ FIRST(A) contains all terminal symbols that can appear as the leading symbol in any sentential form derived from A

Dealing with e-productions

- parser should apply the e-production if the lookahead symbol is **not a member** of the FIRST set of any other alternative to differentiate between **legal input** and **syntax errors**, it needs to know which words can appear as the leading symbol after a valid application of an e-production

FOLLOW

For a nonterminal $A, \mathsf{FOLLOW}(A)$ contains the set of words that can occur immediately after A in a sentence.

Backtrack-Free Gramma

For a production $A \to \beta$, we define its augmented FIRST set, FIRST⁺.

$$\mathsf{FIRST^+}(A \to \beta) = \left\{ \begin{array}{ll} \mathsf{FIRST}(\beta) & \varepsilon \not \in \mathsf{FIRST}(\beta) \\ \mathsf{FIRST}(\beta) \cup \mathsf{FOLLOW}(A) & \textit{otherwise} \end{array} \right.$$

A grammar is backtrack-free if the following property holds for any nonterminal A with multiple right-hand sides, i.e., $A \to \beta_1 | \beta_2 | \dots | \beta_n$.

$$\forall \ 1 \leq i,j \leq n, i \neq j : \mathsf{FIRST}^{\scriptscriptstyle +}(A \to \beta_i) \cap \mathsf{FIRST}^{\scriptscriptstyle +}(A \to \beta_j) = \emptyset$$

We can left factor any set of rules that has alternate right-hand sides with a common prefix.

$$A \to \alpha \beta_1 |\alpha \beta_1| \dots |\alpha \beta_n| \gamma_1 |\gamma_2| \dots |\gamma_m$$

The transformation introduces a new nonterminal B to represent the alternate suffixes for α and rewrites the original productions according to the following pattern.

$$\begin{array}{ccc} A & \rightarrow & \alpha B |\gamma_1|\gamma_2|\dots|\gamma_m \\ B & \rightarrow & \beta_1|\beta_1|\dots|\beta_n \end{array}$$

To left factor a complete grammar, we must inspect each nonterminal, discover common prefixes, and apply the transformation in a systematic way.

0.3 Code Shape

Arithmetic Operators

If the expression is represented in a tree-like IR. this process fits into a postorder tree walk

- returns the name of a register holding the base address for an identifier
- if needed, it emits code to get that address into

- returns the name of a register holding the identifier's offset
- offset is relative to the address returned by bas

10	procedure expr(n)
2	if $n \in \{+, -, \times, \div\}$ then
3	$t_1 \leftarrow expr(n.left)$
4	$t_2 \leftarrow expr(n.right)$
5	r ← NextRegister()
6	emit(n, t ₁ , t ₂ , r)
7	else if $n = ident$ then
8	$t_1 \leftarrow base(\mathfrak{n})$
9	$t_2 \leftarrow offset(n)$
10	r ← NextRegister()
11	emit(loadAO, t ₁ , t ₂ , r)
12	else if $n = num$ then
13	r ← NextRegister()
14	emit(loadI, n, _, r)
15	return r



loadI		\Rightarrow	r_1
loadA0	r_{arp}, r_1	\Rightarrow	r_2
loadI	@b	\Rightarrow	r_3
loadA0	r _{arp} , r ₃	\Rightarrow	r_4
loadI	@c	\Rightarrow	r_5
loadA0	r _{arp} , r ₅	\Rightarrow	r_6
mult	r_4 , r_6	\Rightarrow	r_7
add	r_2 , r_7	\Rightarrow	r_8

```
loadI
             \Theta A_{\Theta}
             r_i, len_2 \Rightarrow r_1
multI
add
             r_1, r_j
                            \Rightarrow \ r_2
                                              ...+ j
multI r<sub>2</sub>, 4
                           \Rightarrow \ r_3
loadAO r_{\varrho A_{\varrho}}, r_{3} \Rightarrow r_{a}
                                              ...value of A[i,j]
```

$$\begin{array}{lll} & \dots \text{adjusted base address of A} \\ & \dots \text{$i \times len_2$} \\ & \dots + \text{j} \\ & \dots \times \text{ element length (4)} \end{array}$$

```
1 if (a < b)
    statement1;
    statement2;
```

$$\begin{array}{cccc} \mathsf{comp} & \mathsf{ra}, \; \mathsf{rb} \; \Rightarrow \; \mathsf{cc_1} \\ \mathsf{cbr}_\mathsf{L}\mathsf{IT} \; \mathsf{cc_1} & \to \; \mathsf{L_1}, \; \mathsf{L_2} \\ \mathsf{L_1} \colon \; \mathsf{code} \; \mathsf{for} \; \mathsf{statement_1} \\ \mathsf{jumpI} & \to \; \mathsf{L_3} \\ \mathsf{L_2} \colon \; \mathsf{code} \; \mathsf{for} \; \mathsf{statement_2} \\ \mathsf{jumpI} & \to \; \mathsf{L_3} \\ \mathsf{L_3} \colon \; \mathsf{nop} \end{array}$$

For Loops

To map a for loop into code, the compiler follows the general schema from before.

```
for (i = 1; i <= 100; i++) {
    loop body
next statement
                                                                     ...Step 3
                                                                     ...Step 4
                                     L<sub>2</sub>: next statement
                                                                     ...Step 5
```

The compiler can also shape the loop to have only one copy of the test. In this form, Step 4 evaluates e3 and then jumps to Step 2, i.e., replace cmp_LE and cbr with jumpI.

While Loops

A while loop can also be implemented with the loop schema. Since it has no initialization, the code is even more compact.

```
\begin{array}{cccc} cmp\_LT & r_x, & r_y & \Rightarrow & r_1 \\ cbr & r_1 & \rightarrow & L_1, & L_2 \\ & \ddots & \ddots & \end{array}
while (x < y) {
    loop body
                                                                        ...Step 3 ...Step 4
next statement
                                                                         L<sub>2</sub>: next statement
                                                                                                                                         ...Step 5
```

Replicating the test in Step 4 creates the possibility of a loop with a single basic block

Until Loops

An until loop iterates as long as the controlling expression is false.

It checks the controlling expression after each iteration. Thus, it always enters the loop and performs at least one iteration and produces a particularly simple loop structure

$$\begin{cases} & \mathsf{L_1:} \ loop \ body & \dots \ step \ 3 \\ loop \ body & \mathsf{cmp_LT} \ r_s, \ r_y \Rightarrow r_1 & \dots \ step \ 4 \\ \mathsf{cbr} \ r_1 & \rightarrow \mathsf{L_1, L_2} \\ \mathsf{next \ statement} & \mathsf{L_2:} \ \ next \ statement & \dots \ step \ 5 \end{cases}$$

Note The do loop known from C, C++, and Java is similar to the until loop with the difference that it iterates as long as the controlling expression is true

0.4 Instruction selection

			Production	Cost	Code Template
1	Goal	\rightarrow	Assign	0	-
2	Assign	\rightarrow	\leftarrow (Reg ₁ , Reg ₂)	1	store $r_2 \Rightarrow r_1$
3			\leftarrow (+(Reg ₁ , Reg ₂), Reg ₃)	1	storeAO $r_3 \Rightarrow r_1, r_2$
4			\leftarrow (+(Reg ₁ , Num ₂), Reg ₃)	1	storeAI $r_3 \Rightarrow r_1, n_2$
5	Assign	\rightarrow	\leftarrow (+(Num ₁ , Reg ₂), Reg ₃)	1	storeAI $r_3 \Rightarrow r_2, n_1$
6	Reg	\rightarrow	Lab ₁	1	load $l_1 \Rightarrow r_{new}$
7	Reg	\rightarrow	Val ₁	0	-
8	Reg	\rightarrow	Num ₁	1	load $n_1 \Rightarrow r_{new}$
9	Reg	→	◆(Reg ₁)	1	load $r_1 \Rightarrow r_{new}$
10			♦(+(Reg ₁ , Reg ₂))	1	loadAO $r_1, r_2 \Rightarrow r_{new}$
11	Reg		◆(+(Reg ₁ , Num ₂))	1	loadAI r_1 , $n_2 \Rightarrow r_{new}$
12	Reg		♦(+(Num ₁ , Reg ₂))	1	loadAI r_2 , $n_1 \Rightarrow r_{new}$
13	Reg	→	♦(+(Reg ₁ , Lab ₂))	1	loadAI r_1 , $l_2 \Rightarrow r_{new}$
14	Reg	\rightarrow	♦(+(Lab ₁ , Reg ₂))	1	loadAI r_2 , $l_1 \Rightarrow r_{new}$
15	Reg	\rightarrow	+(Reg ₁ , Reg ₂)	1	add $r_1, r_2 \Rightarrow r_{new}$
16	Reg		+(Reg ₁ , Num ₂)	1	addI r_1 , $n_2 \Rightarrow r_{new}$
17	Reg		+(Num ₁ , Reg ₂)	1	addI r_2 , $n_1 \Rightarrow r_{new}$
18	Reg		+(Reg ₁ , Lab ₂)	1	addI r_1 , $l_2 \Rightarrow r_{new}$
19	Reg		+(Lab ₁ , Reg ₂)	1	addI r_2 , $l_1 \Rightarrow r_{new}$
20	Reg	→	-(Reg ₁ , Reg ₂)	1	sub $r_1, r_2 \Rightarrow r_{new}$
21	Reg		-(Reg ₁ , Num ₂)	1	subI r_1 , $n_2 \Rightarrow r_{new}$
22	Reg		-(Num ₁ , Reg ₂)	1	rsubI r_2 , $n_1 \Rightarrow r_{new}$
23	Reg		×(Reg ₁ , Reg ₂)	1	mult $r_1, r_2 \Rightarrow r_{new}$
24	Reg		$\times (Reg_1, Reg_2)$ $\times (Reg_1, Num_2)$	i	multI $r_1, n_2 \Rightarrow r_{new}$
25	Reg	→		i	multI r_2 , $n_1 \Rightarrow r_{new}$
	0				

0.5 Instruction scheduling

0.5.1 Local

```
Cycle \leftarrow 1
Ready \leftarrow leaves of \mathcal{D}
   ready → leaves or D

Active ← Ø

while Ready ∪ Active ≠ Ø do

foreach op ∈ Active do

| if S(op) + delay(op) < cycle then

remove op from Active

foreach successor s of op in D do

| if s is ready then

| Ready ← Ready ∪ {s}
        if Ready ≠ Ø then
              remove an op from Ready S(op) \leftarrow Cycle Active \leftarrow Active \cup \{op\}
        Cycle ← Cycle + 1
```

The algorithm maintains a simulation clock Cycle to track time


Ready holds all the operations that can execute in the current cycle.

Active holds all operations that were issued in an earlier cycle but have not yet finished.

At each time step, it accounts for any operations completed in the previous cycle, it schedules an operation for the current cycle, and it increments Cycle.

Forward versus Backward List Scheduling

Example Below the dependence graph for a basic block found in the SPEC 95 benchmark program go is shown.



The compiler added dependences from the ${\tt store}$ operations to the block-ending branch to ensure that the memory operations complete before the next block begins

	Integer	Integer	Memory
1	$loadI_1$	lshift	-
2	$loadI_2$	$loadI_3$	-
3	loadI ₄	add_1	-
4	add ₂	add₃	-
5	add₄	addI	$store_1$
6	cmp	-	store ₂
7	-	-	store ₃
8	-	-	store ₄
9	-	-	store ₅
10	-	-	-
11			
12			
13	cbr	-	_

	integer	integer	wemory
1	loadI₄	-	-
2	addI	lshift	-
3	add₄	$loadI_3$	-
4	add_3	$loadI_2$	store ₅
5	add ₂	$loadI_1$	store ₄
6	add ₁	-	store ₃
7	-	-	store ₂
8	-	-	store ₁
9	-	-	-
10		-	-
11	cmp	-	-
12	cbr	-	-
13	-	-	-

0.5.2 Global

An **extended basic block** (EBB) consists of a set of blocks B_1, B_2, \dots, B_n in which B_1 has multiple predecessors and every other block B_1 has exactly one predecessor, some B_1 in the EBB.

Example The CFG on the right has one large EBB, $\{B_1,B_2,B_3,B_4\},$ and two trivial EBBs, $\{B_5\}$ and $\{B_6\}.$

To obtain a **larger context** for list scheduling, the compiler can treat paths in an EBB, such $\{B_1,B_2,B_4\}$, as if they were single blocks.

When scheduling paths, the compiler needs to accounts for

shared path prefixes, e.g., B_1 , which occurs in $\{B_1,B_2,B_4\}$ and $\{B_1,B_3\}$ premature exits, e.g., $B_1\to B_3$ and $B_2\to B_5$



To see how **shared prefixes** and **premature exits** complicate list scheduling, consider the possibilities for code motion in $\{B_1,B_2,B_4\}$.

- might speed execution along the path {B1, B2, B4} changes the computation performed along the path {B1, B3}
- to fix this problem, the scheduler must insert a copy of c into B₃

n operation **backward**, e.g., f from B₂ to B

- might speed execution along the path {B₁, B₂, B₄}
- inserts a computation of f into the path $\{B_1, B_3\}$, which might produce incorrect code along this path
- the scheduler must rewrite the code to undo that effect in B₃

Trace scheduling constructs maximal-length acyclic paths through the CFG and applies the list-scheduling algorithm to those paths, or traces.

To build a trace, a simple greedy approach can be used that stops when it either runs out of possible edges or encounters a loop-closing branch. **Example** The trace for the example on the right is $\{B_1, B_2, B_4, B_6\}$.

With respect to EBB scheduling, one additional opportunity for compensation code occurs: a trace may have interim entry points, *i.e.*, blocks in mid-trace that have **multiple** predecessors.

Note EBB scheduling can be considered a degenerate case of trace scheduling in which interim entries to the trace are prohibited.

Join points in the CFG limit the opportunities for either EBB scheduling or trace scheduling.

- The compiler can **clone blocks** to create longer join-free paths.

 for EBB scheduling, it increases the size of the EBB and the length of some of the paths through the EBB

 for trace scheduling, it avoids the complications caused by interimentry points in the trace

After cloning, the entire graph forms one single EBB.

The compiler can combine blocks that are linked by an edge where the source has no other successors and the sink has no other predecessors.



0.6 Register Allocation

0.6.1 Local Top-Down

If the block uses **fewer than** k virtual registers, allocation is trivial and the compiler can simply assign each vr to its own physical register.

If the block uses more than k virtual registers, the compiler applies the following simple algorithm.

- compute a priority for each virtual register sort the virtual registers into priority order
- assign the first $k-\mathcal{F}$ virtual registers to physical registers in priority order
- rewrite the code
 - replace virtual register names with physical register names
 - replace virtual register names with no allocated physical register with code that uses one of the reserved register and performs the appropriate load or store

Example Assume a target machine with four physical registers r_1 , r_2 , r_3 , and r_4 as well as two spill registers f_1 and f_2 . Both r_{arp} and r_4 are live upon entry into the block.

```
3 2 3 2 2 2 2 2 2
```

0.6.2 Local Bottom-Up

The primary weakness of top-down allocation is that it dedicates a physical register to one virtual register for the entire basic block

The key idea behind the bottom-up local allocator is to focus on the details of how values are defined and used on an operation-by-operation basis

1. start with an empty register set

- allocate registers on demand

 - if no register is available, free one
 keep values that will be "used soon" in registers
 spill register whose next use is farthest in the future

	oreach op; vr;, vr;, ⇒ vr;, in order
	i = 1N do
2	$r_x \leftarrow Ensure(vr_{i,}, class(vr_{i,}))$
2	$r_y \leftarrow Ensure(vr_{i_2}, class(vr_{i_2}))$
4	if vri, is not needed after op; then
5	Free(r _x , class(r _x))
6	if vr _i , is not needed after op _i then
7	Free(r _y , class(r _y))
8	r _z ← Allocate(vr _{i3} , class(vr _{i3}))
9	rewrite op; as op; r_x , $r_y \Rightarrow r_z$
10	if vr _{i,} is needed after op; then
11	class.Next[r_x] \leftarrow Dist(vr_{i_1})
12	if vri, is needed after opi then
13	$ class.Next[r_y] \leftarrow Dist(vr_{i_2})$
14	$class.Next[r_z] \leftarrow Dist(vr_{i_3})$

The bottom-up allocator iterates over the operations in the block, making allocation decisions on demand.

By considering vr₁₁ and vr₁₂ in order, the allocator avoids using two physical registers for an operation with a repeated operand.

Trying to free r_x and r_y before allocating r_z avoids spilling a register to hold an operation's result when the operation actually frees a register.

The function Dist(vr) returns the ndex in the block of the next reference

```
procedure Ensure(vr, class)

if vr is already in class then

| result \( - \) vr's physical register

else
        result ← Allocate(vr, class)
emit code to move vr into result
       return result
```

Ensure takes two arguments: a virtual register vr holding the desired value, and a representation for the appropriate register class class.

- if vr already occupies a physical register, Lass Ctass.

 if vr already occupies a physical register, Ensure's job is done otherwise, it allocates a physical register for vr and emits code to move vr's value into that physical register

In either case, it returns the physical register

```
procedure Allocate(vr, class)
2 | if class.StackTop ≥ 0 then
                                                                   struct Class{
    | i ← pop(class)
else
                                                                       int Size;
int Name[Size];
       i ← j that maximizes class.Next[j]
                                                                       int Name[Size];
int Next[Size];
int Free[Size];
int Stack[Size];
        store contents of j
    class.Name[i] ← vr
class.Next[i] ← -1
                                                                       int StackTop:
    class.Free[i] ← false
```

Allocate returns a physical register from the free list of class, if one exists.

Otherwise, it selects the value stored in class that is used farthest in the future, spills it, and reallocates the corresponding physical register to vr.

```
procedure Free(vr, class)
2 | i ← push(class)
3 | class.Name[i] ← -1
4 | class.Next[i] ← ∞
5 | class.Free[i] ← true
```


Free simply pushes the freed register onto the stack and resets its fields to their initial values.

Due to freeing operand registers before allocating result registers (cf. Lines 4-7 on Slide 516), the bottom-up allocator avoids all spills

0.6.3 Global

Comparing Top-Down and Bottom-Up Global Allocators

Both the top-down and the bottom-up coloring allocators have the same basic structure.



Coalescing Copies to Reduce Degree

Example The original code appears on the left, with lines to the right that indicate the regions where each of the relevant values, LRa, LRb, and LRb are live.

```
add LR_{t}, LR_{u} \Rightarrow LR_{a} Ta
                                                               add LR_{t}, LR_{u} \Rightarrow LR_{ab}
121 LRa
                   \Rightarrow LR<sub>b</sub>
                                                                i2i LR<sub>ab</sub>
i2i LRa
                    \Rightarrow LR<sub>C</sub>
                                                                add LRab LRv ⇒ LRv
add LR_D, LR_W \Rightarrow LR_X
                                                               add LR_C, LR_V \Rightarrow LR_Z
add LR_C , LR_V \Rightarrow LR_Z
```

On the right, the result of coalescing LR_a and LR_b to produce LR_{ab} is shown. Since LR_c is defined by a copy from LR_{ab} , they do not interfere.

At any point in the code, only live values need registers, LIVEOUT sets encode precisely

For each block b, the set LIVEOUT(b) contains all the variables that are live on exit

Any value in LIVEOUT(b) must be **stored** to its assigned location in memory after its last definition in b to ensure that the correct value is available in a subsequent block.

The fundamental effect that a global register allocator must model is the **competition** among values for space in the processor's register set.

Two live ranges, LR_i and LR_j interfere if one is live at the definition of the other and

To model the allocation problem, the compiler can build an interference graph I = (N, E)

- nodes in N represent individual live ranges edges in E represent interferences between live ranges

An undirected edge $(n_i, n_j) \in I$ exists if and only if the corresponding live ranges LR_i and

Interferences and the Interference Graph

On the left, the code (rewritten to use live ranges) from the example on Slide 529 is shown. The corresponding interference graph is shown on the right.





The interference graph shows that $\ensuremath{\mathsf{LR}}_a$ interferes with $\ensuremath{\mathsf{each}}$ of the other live ranges.

The rest of the live ranges, however, do not interfere with

Once the allocator has built global live ranges and annotated each block in the code with its LIVEOUT set, it can construct the interference graph in a linear pass over each block.

```
1 foreach LR<sub>i</sub> do
2 ∟ create a node n<sub>i</sub> ∈ N
foreach basic block b do

↓ LIVENOW ← LIVEOUT(b)
        foreach operation op<sub>n</sub>, op<sub>n-1</sub>...

| foreach LR<sub>i</sub> \in LIVENOW do

| E \leftarrow E \cup {(LR<sub>c</sub>, LR<sub>i</sub>)}
                                                                                         ..op_1 in b with form op_i LR_a, LR_b \Rightarrow LR_c do
              LIVENOW \leftarrow LIVENOW - LR<sub>c</sub>
LIVENOW \leftarrow LIVENOW \cup {LR<sub>a</sub>} \cup {LR<sub>b</sub>}
```

Top-Down

Top-down allocators try to color live ranges in an order given by a ranking function.

The priority-based, top-down allocators assign each node a rank that is the estimated runtime savings that accrue from keeping that live range in a register

- 1. consider live ranges in rank order and attempt to assign a color to each of them
- 2. if no color is available, invoke the spilling or splitting mechanis

To improve the process, the allocator can partition the live ranges into two sets: **constrained** live ranges (k or more neighbors) and **unconstrained** live ranges.

- first, constrained live ranges are colored in rank order
- then, unconstrained live ranges are colored in any order

Because an unconstrained live range has fewer than k neighbors, the allocator can always find a color for it: no assignment of colors to its neighbors can use all k colors.

To spill LR,, the allocator inserts a store after every definition of LR, and a load before each use of LR,

- If memory operations need registers, the allocator can **reserve registers** to handle them.

 the number of registers needed is determined by the instruction set architecture
 reserving these registers simplifies spilling

An alternative to reserving registers is to **look for free colors** at each definition and use.

if no color is available, retroactively spill a previously colored live range

this scheme has the potential to spill previously colored live ranges recursively

This feature has led most implementors of top-down, priority-based allocators to reserve spill registers instead.

Bottom-Up

The algorithm computes the coloring order for a graph I = (N, E) as follows.

```
initialize stack to empty
while N \neq \emptyset do

if \exists n \in N : deg(n) < k then

node \leftarrow n

else

node \leftarrow n picked from N
     remove node and its edges from I push node onto stack
```

It uses two **distinct mechanisms** to select the node to remove next.

- the first clause takes a node that is unconstrained in the graph from which it is removed
- the second clause, invoked only when every remaining node is **constrained**, picks a node using some external

The loop halts when the graph is empty. At that point, the stack contains all the nodes in

To color the graph, the allocator rebuilds the interference graph in the order represented by the stack, i.e., in **reverse order** of removing them from the graph.

```
while stack # Ø do
| pop node from stack
| insert node and its edges into I
| color node
```

The allocator tallies the colors of node neighbors in the current approximation to I and assigns node an unused color.

If no color remains, node is left uncolored.

When the stack is empty, I has been rebuilt.

- if every node has a color, the allocator declares success and rewrites the code if nodes remain uncolored, the allocator spills or splits the corresponding live range

At this point, the classic bottom-up allocators rewrite the code to reflect the spills and splits and repeat the entire process