-
Notifications
You must be signed in to change notification settings - Fork 0
Sudeep-Dhurua/verilog-to-gate-level-synthesis
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
About
This Project consist of a first level synthesizer. It will take a Hardware-Description written in Verilog standard (or ****.v) file and convert it into gate level netlist.
Topics
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published