HORIZONTAL COMBINATION

The TDA2593 is a monolithic integrated circuit intended for use in colour television receivers in combination with TDA2510, TDA2520, TDA2560 as well as with TDA3500, TDA3510 and TDA3520. The circuit incorporates the following functions:

- horizontal oscillator based on the threshold switching principle
- phase comparison between sync pulse and oscillator voltage (φ_1)
- internal key pulse for phase detector (φ_1) (additional noise limiting)
- phase comparison between line flyback pulse and oscillator voltage (φ_2)
- larger catching range obtained by coincidence detector (φ_3 ; between sync and key pulse)
- switch for changing the filter characteristic and the gate circuit (VCR-operation)
- sync separator
- noise separator
- vertical sync separator and output stage
- colour burst keying and line flyback blanking pulse generator
- phase shifter for the output pulse
- output pulse duration switching
- output stage with separate supply voltage for direct drive of thyristor deflection circuits
- low supply voltage protection

QUICK REFERENCE DATA

Supply voltage	V ₁₋₁₆	typ.	12 V
Supply current	11	typ.	30 mA
Input signals			
Sync separator input voltage (peak-to-peak value)	V9-16(p-p	o)	3 to 4 V
Noise separator input voltage (peak-to-peak value)	V _{10-16(p}	-p)	3 to 4 V
Pulse duration switch input voltage at $t = 7 \mu s$ (thyristor driving) at $t = 14 \mu s + t_d$ (transistor driving) at $t = 0$ (input 4 open or $V_{3-16} = 0$)	V4-16 V4-16 V4-16	(V ₁₋₁₆ V O to 3,5 V 4 to 6,6 V
Output signals			
Vertical sync output pulse (peak-to peak value)	V _{8-16(p-r}) typ.	11 V
Burst gating output pulse (peak-to-peak value)	V _{7-16(p-r}) typ.	11 V
Line drive pulse (peak-to-peak value)	V3-16(p-r) typ.	10,5 V

PACKAGE OUTLINE

16-lead DIL; plastic (SOT38).




Fig. 1 Block diagram.

RATINGS			
Limiting values in accordance with the Absolute Maximum S	System (IEC 134)		
Supply voltage at pin 1 (voltage source) at pin 2	V ₁₋₁₆ V ₂₋₁₆	max. max.	13,2 V 18 V
Voltages			
Pin 4	V ₄₋₁₆	max.	13,2 V
Pin 9	± V9-16	max.	6 V
Pin 10	^{± V} 10-16	max.	6 V
Pin 11	V ₁₁₋₁₆	max.	13,2 V
Currents			
Pins 2 and 3 (thyristor driving) (peak value)	¹ 2M,- ¹ 3M	max.	650 mA
Pins 2 and 3 (transistor driving) (peak value)	¹ 2M,-13M	max.	400 mA
Pin 4	14	max.	1 mA
Pin 6	±16	max.	10 mA
Pin 7	-17	max.	10 mA
Pin 11	11	max.	2 mA
Total power dissipation	P_{tot}	max.	800 mW
Storage temperature	T_{stg}	−25 to	+ 125 °C
Operating ambient temperature	T _{amb}	0	to + 70 °C
CHARACTERISTICS at V _{1.16} = 12 V; T _{amb} = 25 °C; mean	sured in Fig. 1		
Sync separator			
Input switching voltage	V ₉₋₁₆	typ.	0,8 V
Input keying current	lg	5	to 100 μA
Input leakage current at $V_{9.16} = -5 V$	lg	<	1 μΑ
Input switching current	اوا	€	5 μΑ
Switch off current	lg	>	100 μΑ
		typ.	150 μΑ
Input signal (peak-to-peak value)	V9-16(p-p)		3 to 4 V*

^{*} Permissible range 1 to 7 V.

Noise separator				
Input switching voltage	V ₁₀₋₁₆	typ.	1,4	V
Input keying current	I ₁₀	Ę	to 100	μΑ
Input switching current	110	> typ.	100 150	•
Input leakage current at $V_{10-16} = -5 \text{ V}$	¹ 10	<	1	μΑ
Input signal (peak-to-peak value)	V10-16(p-p)		3 to 4	V *
Permissible superimposed noise signal (peak-to-peak value)	V ₁₀₋₁₆ (p-p)	<	7	٧
Line flyback pulse				
Input current	16	typ. 0	1 02 to 2,	mA mA
Input switching voltage	V ₆₋₁₆	typ.	1,4	٧
Input limiting voltage	V ₆₋₁₆	0,7	to + 1,4	٧
Switching on VCR				
Input voltage	V11-16 V11-16	0 to 2,5 9 to V ₁₋₁₆		
Input current	-111 111	< <	200 2	μA mA
Pulse duration switch				
For $t = 7 \mu s$ (thyristor driving)				
Input voltage	V ₄₋₁₆	9,4 to V ₁₋₁₆		٧
Input current	14	>	200	μΑ
For $t = 14 \mu s + t_d$ (transistor driving)				
Input voltage	V ₄₋₁₆		0 to 3,5	V
Input current	-14	>	200	μΑ
For $t = 0$; $V_{3-16} = 0$ or input pin 4 open				
Input voltage	V ₄₋₁₆	5,4 to 6,6		٧
Input current	14	typ.	0	μΑ

^{*} Permissible range 1 to 7 V.

TDA2593 Horizontal combination

Vertical sync pulse (positive-going)				
Output voltage (peak-to-peak value)	V8-16(p-p)	>	10 11	-
Output resistance		typ.		kΩ
·	R ₈	typ.	15	
Delay between leading edge of input and output signal	^t on	typ.		•
Delay between trailing edge of input and output signal	^t off	typ.	ton	μs
Burst gating pulse (positive-going)				
Output voltage (peak-to-peak value)	V _{7-16(p-p)}	> typ.	10 11	
Output resistance	R ₇	typ.	70	
Pulse duration; V ₇₋₁₆ = 7 V	tp	typ.	4 to 4,3	μs
Dhosa relation hat were middle of superpulse at the input	۴	3,7	10 4,3	μs
Phase relation between middle of sync pulse at the input and the leading edge of the burst gating pulse; $V_{7-16} = 7 \text{ V}$	t	typ. 2 15 t	2,65 to 3,15	
Output trailing edge current	17	typ.		mΑ
Line flyback-blanking pulse (positive-going)				
Output voltage (peak-to-peak value)	V _{7-16(p-p)}		4 to 5	V
Output resistance	R ₇	typ.	70	Ω
Output trailing edge current	17	typ.	2	mΑ
Line drive pulse (positive-going)				
Output voltage (peak-to-peak value)	V _{3-16(p-p)}	typ.	10,5	V
Output resistance				
for leading edge of line pulse	R ₃	typ.	2,5 20	
for trailing edge of line pulse	R ₃	typ.	20	22
Pulse duration (thyristor driving) $V_{4.16} = 9.4$ to $V_{1.16}$ V	tp	typ.		μs
	Р	5,5	to 8,5	μs
Pulse duration (transistor driving)	•		14 + t _d	c*
$V_{4-16} = 0$ to 4 V; $t_{fp} = 12 \mu s$	t _p			μ., V
Supply voltage for switching off the output pulse	V ₁₋₁₆	typ.	4	V
Overall phase relation				
Phase relation between middle of sync pulse			2.0	**
and the middle of the flyback pulse	t	typ.	•	μs**
Tolerance of phase relation	Δt	<	0,7	μs

^{*} t_d = switch-off delay of line output stage. ** Line flyback pulse duration t_{fp} = 12 μ s.

The adjustment of the overall phase relation and consequently the leading edge of the line drive pulse occurs automatically by phase control 02. If additional adjustment is applied it can be arranged by current supply at pin 5 such that $\Delta I_5/\Delta t$ 30 μA/μs typ. Oscillator Threshold voltage low level V14-16 typ. 4.4 V 7.6 V Threshold voltage high level V14-16 typ. Discharge current 0.47 mA ± 114 typ. Frequency; free running ($C_{OSC} = 4.7 \text{ nF}$; $R_{OSC} = 12 k\Omega$) fo typ. 15.625 kHz ± 5 %* Spread of frequency $\Delta f_0/f_0$ < Frequency control sensitivity $\Delta f_0/\Delta l_{15}$ 31 Hz/µA typ. Adjustment range of network in circuit (Fig. 1) ± 10 % $\Delta f_0/f_0$ tvp. $\Delta f_0/f_0$ < ± 0.05 %* Influence of supply voltage on frequency $\overline{\Delta V/V}_{nom}$ < ± 10 %* Change of frequency when V₁₋₁₆ drops to 5 V Δf_{Ω} Temperature coefficient of oscillator ± 10⁻⁴ Hz/K* < frequency Phase comparison φ_1 3,8 to 8,2 V Control voltage range V₁₃₋₁₆ Control current (peak value) ± 113M 1.9 to 2.3 mA Output leakage current at V₁₃₋₁₆ = 4 to 8 V 1 µA 113 Output resistance at V₁₃₋₁₆ = 4 to 8 V R₁₃ high ohmic at $V_{13-16} < 3.8 \text{ V or} > 8.2 \text{ V}$ R₁₃ low ohmic

2 kHz/µs

± 780 Hz

± 10 %*

typ.

typ.

typ.

 Δf

 $\Delta(\Delta f)$

Catching and holding range (82 k Ω between

Spread of catching and holding range

Control sensitivity

pins 13 and 15)

^{*} Excluding external component tolerances.

^{**} Current source.

[▲] Emitter follower.

Phase comparison φ_2 and phase shifter				
Control voltage range	V ₅₋₁₆	5,4 to 7,6 V		V
Control current (peak value)	± 15M	typ.	1	mΑ
Output resistance at V_{5-16} = 5,4 to 7,6 V at V_{5-16} < 5,4 V or > 7,6 V	R ₅	high oh		* kΩ
Input leakage current V ₅₋₁₆ = 5,4 to 7,6 V	15	<	5	μΑ
Permissible delay between leading edge of output pulse and leading edge of flyback pulse ($t_{fp} = 12 \mu s$)	^t d	<	15	μs
Static control error	$\Delta t/\Delta t_d$	<	0,2	%
Coincidence detector $arphi_3$				
Output voltage	V ₁₁₋₁₆	0	,5 to 6	V
Output current (peak value) without coincidence with coincidence	11M ⁻ 11M	typ. typ.	•	mA mA
Time constant switch				
Output voltage	V ₁₂₋₁₆	typ.	6	V
Output current (limited)	± 112	<	1	mΑ
Output resistance at V_{11-16} = 2,5 to 7 V at V_{11-16} < 1,5 V or > 9 V	R ₁₂ R ₁₂	typ.	•	kΩ kΩ
Internal gating pulse				
Pulse duration	t _p	typ.	7,5	μs

^{*} Current source.