AN13275

How to Enable Linux BSP L5.4 on a New iMX8/8X Board

Rev. 0 — 10 June, 2021 Application Note

1 Introduction

1.1 Purpose

This application note introduces a general procedure of how to enable standard Linux BSP L5.4 on a new customized i.MX8/8X board. This document can help users, who have designed a customized i.MX8/8X board, to quickly port standard Linux BSP release code running on their board and be aware of those key parts that need modifications.

1.2 Example board

This application note uses an i.MX8QXP reference board for automotive as an example board, because this board is not supported by the standard Linux BSP release. For more details, contact NXP representative.


The board's hardware design is based on i.MX8QXP MEK board, but with the following changes:

- i.MX8QXP C0 Silicon
- · Samsung auto LPDDR4 and eMMC5.1
- MIPI-CSI with NVP6324 automotive AHD solution
- LVDS display with TI DS90UB947/948 Serdes (through FPD-Link III) for automotive application
- MIPI-DSI display with Maxim 96752/96755 Serdes (through GMSL2) for automotive application
- NXP TJA1101 automotive 100Mbps Ethernet PHY
- USB3.0 host for Carplay/AA and USB2.0 OTG for debug

Contents

1	Introduction	1
1.1	Purpose	1
1.2	Example board	1
1.3	Linux BSP releases	. 2
2	Generating DDR configuration files	
0.4	Douglanding DDA tools	
2.1 2.2	Downloading RPA tools	
3	Using RPA tools	
_	SCFW porting	
3.1	Extracting SCFW code	
3.2	Creating a new board file	
3.3	Compiling SCFW	
4	Running a DDR stress test	
5	ATF porting	
5.1	Power management	
5.2	Resource partitioning	
5.3	Compiling ATF	
6	U-Boot porting	
6.1	Creating files for a new board	
6.2	Modifying files for a new board	
6.3	Compiling U-Boot	
7	Building flash.bin image	
7.1	Copying images to mkimage	
7.2	Checking makefile	
7.3	Generating flash.bin image	
7.4	Burning flash.bin images	
8	Linux kernel porting	
8.1	Creating files for a new board	27
8.2	Modifying files for new board	29
8.3	Compiling Linux Kernel	32
8.4	Burning Linux Kernel	
9	Revision history	





1.3 Linux BSP releases

This application note uses the L5.4.47_2.2.0 Linux BSP release as example. For all i.MX Linux BSP releases, see Embedded Linux for i.MX Applications Processors.

The following chapters introduce the general procedure for porting SCFW, ATF, U-Boot and Linux Kernel. Each of them can be compiled independently, and the release package or source code can be downloaded from following links:

- SCFW
 - https://www.nxp.com/webapp/Download?colCode=L5.4.47 2.2.0 SCFWKIT-1.6.0&appType=license
- Arm® Trusted Firmware (ATF) git clone https://source.codeaurora.org/external/imx/imx-atf -b rel_imx_5.4.47_2.2.0
- U-Boot git clone https://source.codeaurora.org/external/imx/uboot-imx -b rel_imx_5.4.47_2.2.0
- · imx-mkimage git clone https://source.codeaurora.org/external/imx/imx-mkimage -b rel_imx_5.4.47_2.2.0
- Linux Kernel git clone https://source.codeaurora.org/external/imx/linux-imx -b rel_imx_5.4.47_2.2.0

2 Generating DDR configuration files

The i.MX 8/8X DDR Register Programming Aid (RPA) is an Excel spreadsheet tool used to develop DDR initialization for a user's specific DDR configuration (DDR device type, density, etc.). The RPA generates the DDR initialization in two formats (in separate Excel worksheet tabs):

Application Note 2/33 · DDR Stress Test script

This format is used specifically with the DDR stress test by first copying the contents on the **DDR Stress Test Script CBT** tab and then pasting it to a text file, naming the document with the .ds file extension. Use this file when executing the DDR stress test.

· DCD CFG file

This format is the configuration file used specifically by the SCU Firmware (SCFW). In this scenario, the user copies the contents on the **DCD CFG file CBT** tab and pastes it to a text file, naming the document with the .cfg file extension and placing this file in the appropriate SCFW board file directory.

2.1 Downloading RPA tools

NOTE
In all cases, the RPA revision is aligned to a minimum SCFW version as shown in the table on i.MX 8/8X Family DDR Tools Release. In some cases, the BSP alignment is provided as extra details.

To obtain the latest RPAs, see the following links:


- i.MX8QM DDR Register Programming Aid (RPA)
- i.MX8QXP/DXP/DX DDR Register Programming Aid (RPA)

To align with the L5.4.47_2.2.0 BSP and SCFW 1.6.0, use MX8QXP_C0_B0_LPDDR4_RPA_1.2GHz_v14.xlsx RPA version in the below steps.

2.2 Using RPA tools

To use RPA tools to generate a new DDR stress test script and DCD CFG file for the specific DDR on user's customized board, perform the following steps.

- 1. Obtain the desired DDR datasheet from the DDR vendor
 - To fill the DRAM parameters in the RPA tools, use the DDR datasheet from the DDR vendor. Usually this datasheet can be downloaded from DDR vendor's website. Users can also contact DDR vendor directly to request this datasheet.
- 2. Update the Device Information table on the Register Configuration tab




How to Enable Linux BSP L5.4 on a New iMX8/8X Board, Rev. 0, 10 June, 2021

In the **Device information** table highlighted in Figure 2, update the following information:

- Manufacturer
- · Memory part number
- Density per channel per chip select (Gb)
- · Number of Chip Selects used
- · Number of ROW Addresses
- · Number of COLUMN Addresses
- · Number of BANK addresses
- · Bus Width
- · Clock Cycle Freq (MHz)

Other parameters will be automatically calculated and filled in the table using the information above.

3. Update data bus mapping on the BoardDataBusConfig tab




Usually the physical connection of data pins between DDR device and SOC is not a direct match due to physical layout constraint. Therefore we need a mapping table to record the physical connection of DDR data pins, and put this information into DDR controller's register, so that it can make correct logic connections of DDR data pins.

In the row highlighted in Figure 3, update the physical mapping of data pins between DDR device and SOC, according to their hardware schematic. Other parameters will be updated automatically according to user's input.

For example, from the example board schematic in Figure 4, we can find that the $DQ0_A$ pin on DDR devices is connected to DDR_DQ13 pin on iMX8QXP, so we type 13 in the circled cell and for others, follow the same method.

Application Note 4/33



4. Copy text on the DCD CFG file CBT and DDR Stress Test Script CBT tabs to file

Click the **DCD CFG file CBT** tab in RPA tool and copy all the text into a file, naming it as **BOARD_NAME.cfg**. This file will be used later when porting SCFW.

Click the **DDR Stress Test Script CBT** tab and copy all the text into a file, naming it as **BOARD_NAME.ds**. This file will be used in the DDR stress test later.

Application Note 5/33

3 SCFW porting

The System Controller Unit (SCU) provides an abstraction to many underlying features of the hardware. The software running on SCU is known as SC firmware (SCFW). SCFW provides the following features and services.

- · System Initialization and Boot
- · System Controller Communication
- · Power Management
- · Resource Management
- · Pad Configuration
- Timers
- · Interrupts
- · Security
- · Miscellaneous

Most SCFW codes are provided only in the object file format in SCFW porting kit and cannot be modified by users. But for board related settings, SCFW porting kit has provided the source code of *board.c* file, which includes board related initialization functions and customized features. This chapter focuses on how to port the *board.c* file for a new board.

3.1 Extracting SCFW code

To extract SCFW code, perform the following steps.

- 1. Download the SCFW 1.6.0 package, imx-scfw-porting-kit-1.6.0.tar.gz, from Apps.
- 2. Unzip the file.
- 3. Go to the packages folder.
- 4. Extract SCFW code with the following command.

```
$chmod a+x imx-scfw-porting-kit-1.6.0.bin
$./imx-scfw-porting-kit-1.6.0.bin
```

- 5. After reading and accepting the license, extract the SCFW code in the imx-scfw-porting-kit-1.6.0 folder. Besides the code, there are release documents extracted in the imx-scfw-porting-kit-1.6.0/doc/pdf folder, including release note, api user guide and a more detailed porting guide. For new users and developers of i.MX8/8X product, these documents are very useful. It's highly recommended to check these documents first when you have questions about SCFW.
- 6. Use the following command to extract SCFW code specific for i.MX8QXP.

```
$cd imx-scfw-porting-kit-1.6.0/src/
$tar zxvf scfw_export_mx8qx_b0.tar.gz
```

The code is in the path of imx-scfw-porting-kit-1.6.0/src/scfw_export_mx8qx_b0/.

We can set this path as SCFW_DIR.

3.2 Creating a new board file

Each board has its own special hardware design and may have different board operations in SCFW level. Therefore SCFW provides a board folder under *SCFW_DIR/platform/board/* for every supported board.

board_common.c config.h mx8qm_mek mx8qx_auto mx8qx_val pmic.h board_common.h drivers mx8qm_val mx8qx_dxl phantom none mx8dxl_evk mx8qx_6layers mx8qx_mek pmic.c

Application Note 6/33

The board folder contains following components:

- board.bom: Includes PMIC driver info
- board.c: Board related operations
- board.h: The header file of board.c, including macro definitions used in board.c
- Makefile: The makefile for compiling of board.c
- dcd/: The folder of DDR configuration files, usually containing at least two scripts as below:
 - ddr stress test parser.cfg: Used for compiling SCFW for DDR stress test.
 - BOARD_NAME.cfg: The ddr script generated in Using RPA tools and used for compiling SCFW for the normal system use.

To simplify the porting effort, users can directly copy those files from the reference board folder, **mx8qx_mek**, and make modifications according to their own specific requirement.

Since the modification is highly related to board design and the final product's use case, this document does not list detailed modifications but the following three examples that often need customization in user's own *board.c* file.

1. In the board system config() function

One major feature that the SCFW provides is resource partitioning. It partitions resources into different domains to protect system. By default, we will create a partition for the M4 core, performed in the board system config() in board.c.

In general, the resource partitioning of M4 follows these steps:

a. Mark all resources as not movable.

b. Create a new partition for M4 core.

c. Mark all resources and pad that belong to M4 subsystem as movable.

d. Mark resources and pad that M4 core need to use as movable.

Usually this part need modification according to board design and use case.

Application Note 7/33

e. Move all resources and pads that have been marked as movable to M4 partition.

f. Assign memory region for M4 partition.

Usually the memory region in DDR need to be adjusted according to board's DRAM size.

g. Grant permissions for other partitions to access M4's resources.

This part can also be customized depending on use case.

Application Note 8/33

For the detailed descriptions of the SCFW API used above, see Chapter 16 in sc fw port.pdf.

2. In the board ioctl() function

In certain use case, users may need to add their own board level function or feature implementation in SCFW. The board ioctl() function in board.c is a good place to do so.

Use the SCFW API, so misc board iootl, from Linux or M4 to get into board iootl() function in board.c.

```
16.29.2.22 sc misc board ioctl()
sc_err_t sc_misc_board_ioctl (
            sc_ipc_t ipc,
             uint32_t * parm1,
             uint32_t * parm2,
             uint32 t * parm3 )
This function calls the board IOCTL function.
Parameters
                     IPC handle
  in
             ipc
                     pointer to pass parameter 1
  in, out parm1
             parm2
                     pointer to pass parameter 2
   in, out
             parm3 pointer to pass parameter 3
Returns
    Returns and error code (SC_ERR_NONE = success).
```

The sc_misc_board_ioctl() function is passed almost directly to the board_ioctl() function. Three parameters are passed and returned by pointer and an error code is returned. Users can define meaning for these three parameters, and implement their own features in the board_ioctl() function. This call is not associated to any resource so there is no security. The MU the API call came from is passed in and the partition number that owns that MU is also passed in. These can be used to implement some kind of security.

3. In the board parameter() function

The board_parameter() function in board.c, as its name implies, is used for configuring board level parameters. It includes PCIe PLL clock source, settings for KS1 mode and spread spectrum feature for display.

Modify the return value for each parameter to choose desired configuration for their board. For example, to use external clock as PCIe PLL's source clock, set *board_parameter()* as below:

```
case BOARD PARM PCIE_PLL :
    rtn = BOARD PARM RTN_EXTERNAL;
    break;
```

Application Note 9/33

To use internal clock as PCIe PLL's source clock, set board parameter () as below:

```
case BOARD_PARM_PCIE_PLL :
    rtn = BOARD_PARM_RTN_INTERNAL;
    break;
```

For all available parameter settings, see **Chapter 4.4.1 Board Parameters** in $sc_fw_port.pdf$, or the header file in $SCFW_DIR/platform/main/board.h$.

3.3 Compiling SCFW

To compile SCFW, perform the following steps:

1. Set building environment

SCFW builds are compiled with a cross compiler in Linux environment. The toolchain for compiling should be obtained from GNU Arm Embedded Toolchain Downloads. The version used is the GNU Arm Embedded Toolchain: 8-2018-q4-major December 20, 2018. Please download the toolchain source and follow instructions to install the toolchain on the host Linux machine.

After the installation, the environment variable, <code>TOOLS</code>, needs to be set to the directory containing the compiler directory. For example, if using the GCC 4.9 cross-compile tools chain and installing to <code>/home/example/gcc-arm-none-eabi-8-2018-q4-major</code>, set **TOOLS** to <code>/home/example</code>. Building also requires <code>srec_cat</code>, usually found in the Linux srecord package. Optionally the <code>cppcheck</code> package is also useful.

If using bash, then set the TOOLS environment variable as follows:

```
$export TOOLS=<your path to dir holding the toolchain>
```

2. Compile the code

The SC firmware can be fully compiled using the Makefile. The command format is:

```
Usage: make TARGET OPTIONS
```

SCFW targets are based on the die, not the part number. Some parts are phantoms of other die (for example QP is a phantom of QM) created by fusing options. Phantoms are supported at run-time by the SCFW reading the fuses and adapting. There are three primary die targets:

qm: i.MX8QM dieqx: i.MX8QX diedxl: i.MX8DXL die

They generate the image (scfw_tcm.bin) in their respective build directory.

Table 1 lists options that can be specified on the *make* command line.

Table 1. Options on make command line

Option	Action
V=0	quiet output (default)
V=1	verbose output
D=0	configure for no debug
D=1	configure for debug (default)
DL= <level></level>	configure debug level (0-5)

Table continues on the next page...

Application Note 10 / 33

Table 1. Options on make command line (continued)

Option	Action
M=0	no debug monitor (default)
M=1	include debug monitor
B= <board></board>	configure board (default=val)
U= <uart></uart>	configure debug UART (default=0)
DDR_CON= <file></file>	specify DDR config file w/o extension
R= <srev></srev>	silicon revision
T= <test></test>	run tests rather than boot next core

This application note uses an i.MX8QXP board for automotive as an example board, so the board folder name is **mx8qx_auto** and DDR script name is **imx8qx_auto_samsung3GB_1.2GHz_v14.cfg**. The compile command is:

\$make qx R=b0 B=auto M=1 U=2 DDR_CON=imx8qxp_auto_samsung3GB_1.2GHz_v14

NOTE

For MX8QX, the R=b0 applies to both B0 and C0 silicon revisions. In other words, even if you are building for and using C0 silicon, you will still need to use R=b0.

If the compilation is successful, the SCFW binary can be found in the path of SCFW DIR/build mx8qx b0/scfw tcm.bin.

NOTE

For DDR stress test in Running a DDR stress test, an SCFW with special DDR script ddr_stress_test_parser.cfg is needed. Therefore, besides the standard SCFW, users also need to compile a special SCFW for DDR stress test with following command:

\$make qx R=b0 B=auto DDR_CON=ddr_stress_test_parser

4 Running a DDR stress test

MX8 DDR stress test is a software application to verify DDR interface on i.MX8 series boards. It is a program running on the PC side which downloads a test image to the i.MX series processor's internal RAM through a USB connection. Because it needs to access Windows Registry, user must run it in administrator mode. The test image running on the target board executes the DDR stress test. The result is sent to the PC via the A-core UART and is displayed in the log window. There is also an option to save the output to a log file.

MX8 DDR Stress Test can help verify DDR stability on the board in a non-OS environment.


To run the DDR Stress Test Tool, perform the following steps:

1. Download the DDR stress test tool from i.MX 8/8X Family DDR Tools Release.

After being downloaded and installed, the tool can be found in the *mx8_ddr_stress_test_ER14* folder under the install path.

For more details about DDR stress test tool, see MX8_DDR_Tool_User_Guide.pdf.

Application Note 11/33



2. Prepare the following two files:

· The DDR script for DDR stress test

This file is generated in Step 4. In this case, the DDR script's name is imx8qxp_auto_board.ds and the file can be put in the mx8_ddr_stress_test_ER14\script\mx8qx\imx8qxp_auto_board.ds folder.

· The special SCFW

This file is generated in Compiling SCFW, with DDR script, ddr_stress_test_parser.cfg. Rename the SCFW binary file from scfw_tcm.bin to mx8qxb0_scfw_download.bin and replace the file in the tool folder, mx8_ddr_stress_test_ER14\bin\mx8qxb0_scfw_download.bin.

NOTE

For MX8QX, this name applies to both **B0** and **C0** silicon revisions. In other words, even if you are building for and using C0 silicon, you will still need to re-name the **scfw_tcm.bin** as **mx8qxb0_scfw_download.bin**.

- 3. Connect the target board to PC host.
 - a. Configure the i.MX target board to boot in Serial Download mode/Manufacture mode and power up the board.
 - b. Connect a UART cable from the host computer to the MX8 debug UART. Please note that for Win10, may require manually installing COM port driver (FTDI, SiLabs,...)
 - c. Connect a USB cable from the host computer to the USB OTG port on the MX8 target board. A **HID-compliant device** or **USB Input Device** will be shown in the Device Manager. Please note that for the MX8 USB OTG connection, the USB cable must be connected directly to the Host PC USB port and not through a USB HUB.
- 4. Launch the MX8_DDR_Tester.exe in the tool folder.

Application Note 12/33

NOTE

For Win10, right click on MX8_DDR_Tester.exe and select Run as administrator to view and select the available COM ports.

Press the Search button in the Debug UART area, choose the correct UART port connected to the MX8 Cortex A-Core Debug UART and press the Connect button.

NOTETo view and select the available COM port, run the DDR stress test in administrator mode.

6. Load DDR initialization script and choose correct downloading options.


In this example, we choose the script in the path of mx8_ddr_stress_test_ER14|script|mx8qx|imx8qxp_auto_board.ds.

7. Press the **Download** button and wait for target board to be ready.

If the target board boots successfully, DDR initialization information is present on the tool's console.

8. Press the **Stress Test** button, with all default settings: default DDR frequency, cache enabled, one loop DDR stress test, stop when encounter error.

If the board passes the DDR stress test successfully, the Success: DDR Stress test completed!!! log is shown as below:



9. Select Over Night Test, press the Stress Test button again, and the infinite loop of DDR stress test starts. Usually in order to increase the confidence on the DDR stability, the board need to pass DDR stress test for more than 12 hours and may need to repeat the same test in high/low temperature.

5 ATF porting

Arm Trusted Firmware is a reference implementation of secure world software for **Arm A-Profile architectures** (Armv8-A and Armv7-A), including an Exception Level 3 (EL3) Secure Monitor. It provides a suitable starting point for production of secure world boot and runtime firmware, in either the AArch32 or AArch64 execution states.

ATF implements Arm interface standards, including:

Application Note 13 / 33

- Power State Coordination Interface (PSCI)
- Trusted Board Boot Requirements CLIENT (TBBR-CLIENT)
- · SMC Calling Convention
- · System Control and Management Interface (SCMI)
- · Software Delegated Exception Interface (SDEI)

The code is designed to be portable and reusable across hardware platforms and software models that are based on the Armv8-A and Armv7-A architectures. Users are encouraged to do their own security validation, including penetration testing, on any secure world code derived from ATF.

For i.MX8 chips, ATF is required for all i.MX8 boards. Usually two parts might need customization when porting for a new board: power management and resource partitioning.

5.1 Power management

As mentioned above, ATF provides PSCI for Linux system to call as power management mechanism. Each SOC platform can have its own platform specific PSCI implementation. The below takes the PSCI implementation of i.MX8QXP as an example.

After following Linux BSP releases to download ATF source code to the **arm-trusted-firmware** folder, the PSCI implementation code of i.MX8QXP is in arm-trusted-firmware/plat/imx/imx8qx/imx8qx_psci.c.

As shown below, all PSCI operations specific to iMX8QXP platform is defined in the <code>imx_plat_psci_ops</code> structure and mapped to each implementation function.

```
static const plat_psci_ops_t imx_plat_psci_ops = {
    .pwr_domain_on = imx_pwr_domain_on,
    .pwr_domain_on_finish = imx_pwr_domain_on_finish,
    .validate_ns_entrypoint = imx_validate_ns_entrypoint,
    .system_off = imx_system_off,
    .system_reset = imx_system_reset,
    .system_reset = imx_system_reset2,
    .pwr_domain_off = imx_pwr_domain_off,
    .pwr_domain_suspend = imx_domain_suspend,
    .pwr_domain_suspend finish = imx_domain_suspend_finish,
    .get_sys_suspend_power_state = imx_get_sys_suspend_power_state,
    .validate_power_state = imx_validate_power_state,
    .pwr_domain_pwr_down_wfi = imx_pwr_domain_pwr_down_wfi,
};
```

Most functions are implemented in this file and most operations are calling SCFW API to do the power related operations, since all subsystem's power domain is controlled by SCU in i.MX8 architecture. If users have specific requirement for a certain power mode, they can modify the implementation function here.

For some other i.MX8 common functions like $system_off$ and $system_reset$, the implementation function can be found in $arm-trusted-firmware/plat/imx/common/imx8_psci.c.$

Application Note 14/33

```
void __dead2 imx_system_off(void)
{
    sc_pm_set_sys_power_mode(ipc_handle, SC_PM_PW_MODE_OFF);
    wfi();
    ERROR("power off failed.\n");
    panic();
}

void __dead2 imx_system_reset(void)
{
    sc_pm_reboot(ipc_handle, SC_PM_RESET_TYPE_COLD);
    wfi();
    ERROR("system_reset_failed.\n");
    panic();
}
```

One possible modification that users may need is in the imx_system_reset function. By default, the imx_system_reset function will call sc_pm_reboot SCFW API to do partition reboot, which means only A core's partition will be rebooted and M4's partition will not be affected.

But in some use cases, user may need the whole board to be reset when Linux system is reset. In such situation, use sc_pm_reset SCFW API instead of sc_pm_reboot in the imx_system_reset function. However, please note that only the owner of the SC_R_SYSTEM resource or a partition with access permissions to sc_R_SYSTEM can call sc_pm_reset to reset the whole board.

5.2 Resource partitioning

For i.MX8 chips, besides power management, another important role of ATF is to create resource partitions for non-secure world of A cores. Take i.MX8QXP as an example, this work is done in *arm-trusted-firmware/plat/imx/imx8qx/imx8qx_bl31_setup.c*, in the *imx8_partition_resources* function.

The process of creating and assigning resources to non-secure world partitions in ATF is similar to the process for M4 in Creating a new board file. In general, performs the following steps:

Application Note 15/33

1. Create a new partition for non-secure world and set the parent as ATF partition.

2. Mark all resources that need to be kept in ATF partition as non-movable.

The **secure_rsrcs[]** array is defined in *arm-trusted-firmware/plat/imx/imx8qx/include/sec_rsrc.h* and contains resources that are going to stay in ATF partition. It can be modified if users have specific requirement.

3. Allocate memory region for non-secure world. Depending on whether there is OP-TEE or Trusty implemented, the memory region will change accordingly.

NOTE

BL32 BASE **is** 0xBE000000.

4. Move all movable resources and pins to non-secure world partition

5. Grant access of certain sources to non-secure world partition

Application Note 16/33

5.3 Compiling ATF

To compile ATF, perform the following steps:

1. Set building environment

The toolchain used to compile ATF is same cross-compile toolchain used for compiling U-Boot and Linux kernel in the later Chapter. For how to generate and install the toolchain, see **Chapter 4.5.12 How to build U-Boot and Kernel in standalone environment** in *i.MX Linux® User's Guide* (document IMXLUG).

https://www.nxp.com/webapp/Download?colCode=L5.4.47_2.2.0_LINUX_DOCS

- 2. Compile the code
 - Use the following command to compile ATF if OP-TEE is not implemented.

```
$ make PLAT=imx8qx bl31
```

Use the following command to compile ATF if OP-TEE is implemented.

```
$ make PLAT=imx8qx SPD=opteed bl31
```

If the compilation is successful, the binary file will be located in arm-trusted-firmware/build/imx8qx/release/bl31.bin.

3. Enable debug print

By default, the debug print is not enabled in ATF. To enable debug print, users need to change **DEBUG_CONSOLE** and **DEBUG_CONSOLE_A35** to be defined as **1** in *arm-trusted-firmware/ plat/imx/imx8qx/include/platform_def.h.*

Compile ATF with the following command.

```
$ make DEBUG=1 PLAT=imx8qx SPD=opteed bl31
```

The binary file will be located in arm-trusted-firmware/build/imx8qx/debug/bl31.bin.

6 U-Boot porting

The Universal Boot Loader, often shortened as U-Boot, is an open-source, primary boot loader used in embedded devices to package the instructions to boot the device's operating system kernel.

U-Boot is both a first-stage and second-stage bootloader. It is loaded by the system's ROM or BIOS from a supported boot device, such as an SD card, SATA drive, NOR flash (e.g. using SPI or I²C), or NAND flash. If there are size constraints, U-Boot splits into stages:

- The platform loads a small SPL (Secondary Program Loader), which is a stripped-down version of U-Boot
- · The SPL initializes hardware configuration and loads the larger, fully featured version of U-Boot.

Regardless of whether the SPL is used, U-Boot performs both first-stage (e.g., configuring memory controllers and SDRAM) and second-stage booting (performing multiple steps to load a modern operating system from a variety of devices that must be configured, presenting a menu for users to interact with and control the boot process, etc.).

i.MX8 chips support both SPL or non-SPL U-Boot. In Linux BSP L5.4.47_2.2.0 and later release, the SPL is enabled as default.

6.1 Creating files for a new board

After following steps in Linux BSP releases, download the U-Boot source code to the uboot-imx folder.

To port U-Boot for a new board, create files listed in Table 2 for the new board. To save the porting effort, users can copy files from those for MEK reference board and make modifications according to their own specific requirement.

In the following context, use **imx8qxp_auto** as the board name for files created for our new board. Users can modify the file name for their own board.

Application Note 17/33

Table 2. Files needed for a new board in U-Boot

File location	Description
configs/imx8qxp_auto_defconfig	The defconfig file for auto board
board/freescale/imx8qxp_auto/	The board folder for auto board
board/freescale/imx8qxp_auto/Kconfig	The Kconfig file for auto board
board/freescale/imx8qxp_auto/Makefile	The makefile for C files in auto board folder
board/freescale/imx8qxp_auto/imx8qxp_auto.c	The board file that implement board related initialization functions, like board_init()
board/freescale/imx8qxp_auto/imximage.cfg	The file used for configuring imx8 boot image
board/freescale/imx8qxp_auto/spl.c	The file for board related implementation for SPL boot
board/freescale/imx8qxp_auto/uboot-container.cfg	The file to create a container image that could be loaded by SPL
include/configs/imx8qxp_auto.h	The header file for auto board
arch/arm/mach-imx/ imx8/ snvs_security_sc_conf_8qxp_auto.h	The header file of snvs security configuration of auto board
arch/arm/dts/fsl-imx8qxp-auto.dts	The device tree file for auto board
arch/arm/dts/fsl-imx8qxp-auto-u-boot.dtsi	The device tree include file used for generating dts for SPL, please check doc/README.SPL for more details

6.2 Modifying files for a new board

To modify files for a new board, perform the following steps:

- 1. Modify a few existing files to include new board in U-Boot.
 - a. In arch/arm/mach-imx/imx8/Kconfig, add TARGET_IMX8QXP_AUTO and auto board's Kconfig file.

```
diff --git a/arch/arm/mach-imx/imx8/Kconfig b/arch/arm/mach-imx/imx8/Kconfig
index 52387462c0..45529b2796 100644
 -- a/arch/arm/mach-imx/imx8/Kconfig
+++ b/arch/arm/mach-imx/imx8/Kconfig
00 -138,6 +138,11 00 config TARGET IMX8QXP MEK
        select BOARD LATE INIT
        select IMX80XP
 config TARGET_IMX8QXP_AUTO
bool "Support i.MX8QXP AUTO board"
select BOARD_LATE_INIT
 config TARGET IMX8QXP LPDDR4 VAL
        bool "Support i.MX8QXP lpddr4 validation board"
        select BOARD LATE INIT
00 -178,6 +183,7 00 endchoice
 source "board/freescale/imx8cm mek/Kconfig"
 source "board/freescale/imx8qxp_mek/Kconfig"
 source "board/freescale/imx8qm val/Kconfig"
 source "board/freescale/imx8qxp_val/Kconfig"
 source "board/freescale/imx8dxl phantom mek/Kconfig"
```

b. In arch/arm/dts/Makefile, add dtb file for auto board.

c. In arch/arm/mach-imx/imx8/snvs_security_sc_conf_board.h, add include for auto board's snvs security config header file.

```
diff --git a/arch/arm/mach-imx/imx8/snvs_security_sc_conf_board.h b/arch/arm/mach-imx/imx8/snvs_security_sc_conf_board.h index 250952b7df..lc8bcb0980 100644
--- a/arch/arm/mach-imx/imx8/snvs_security_sc_conf_board.h
+++ b/arch/arm/mach-imx/imx8/snvs_security_sc_conf_board.h
80 --10,6 +10,8 00
#include "snvs_security_sc_conf_8qm_mek.h"
#clif CONFIG_TARGET_IMX8QXF_MEK
#include "snvs_security_sc_conf_8qxp_mek.h"
+#elif CONFIG_TARGET_IMX8QXF_AUTO
+#include "snvs_security_sc_conf_8qxp_autc.h"
#elif CONFIG_TARGET_IMX8QXF_LXEVK
#include "snvs_security_sc_conf_8dxl_evk.h"
#else
```

- 2. Make necessary modifications in those created files. In some files, the modification effort is minor, such as changing board names and file path. This document will not show all detail modifications but focus on aspects that users usually need more attention and consideration for their own board implementation.
 - a. In configs/imx8qxp_auto_defconfig.

The *defconfig* file is an important configuration file during compilation, which defines modules that are required by the board.

Application Note 19/33

Taking our auto as example, comparing to MEK board's defconfig file, make the following changes in auto board's defconfig.

```
-CONFIG_IMX_CONTAINER_CFG="board/freescale/imx8qxp_mek/uboot-container.cfg"
-CONFIG_TARGET_IMX8QXP_MEK=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/imx8qxp_mek/imximage.cfg"
-CONFIG_DEFAULT_DEVICE_TREE="fsl-imx8qxp-mek"
+CONFIG_IMX_CONTAINER_CFG="board/freescale/imx8qxp_auto/uboot-container.cfg"
+CONFIG_TARGET_IMX8QXP_AUTO=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/imx8qxp_auto/imximage.cfg"
+CONFIG_DEFAULT_DEVICE_TREE="fsl-imx8qxp-auto"
```

Besides these changes, there are also changes related to board design or requirement.

For example, on our auto board, the USB 3.0 port is only used as Host mode. Remove its support for Gadget mode in *defconfig* as below:

```
-CONFIG_USB_CDNS3_GADGET=y
+#CONFIG_USB_CDNS3_GADGET=y
```

NOTE

By default, the u-boot will reserve 128 MB memory region for M4 program to use, from 0x88000000 to 0x90000000. This is defined by CONFIG_BOOTAUX_RESERVED_MEM_BASE and CONFIG_BOOTAUX_RESERVED_MEM_SIZE in defconfig. To change the size of memory region for M4 program to use, modify this CONFIG and the memory region assignment in Creating a new board file.

For features and drivers to enable on their new board, add related CONFIG to the board's defconfig file.

b. In board/freescale/imx8qxp_auto/imx8qxp_auto.c.

This file contains board-related initialization functions like <code>board_init()</code>. Users can implement their own board specific initialization function here or modify existing initialization function for various modules.

For example, if users have GPIO pins to be set during initialization, add these GPIO pins in <code>board_gpio_init()</code> function. Then users need to use <code>dm_gpio_lookup_name()</code> to find the target GPIO, use <code>dm_gpio_request()</code> to request the GPIO, use <code>dm_gpio_set_dir_flags()</code> to set GPIO pin's direction and flags, and finally use <code>dm_gpio_set_value()</code> to set the output value of target GPIO.

```
static void board_gpio_init(void)
{
    struct gpio_desc desc;
    int ret;

    ret = dm_gpio_lookup_name("gpio@la_3", &desc);
    if (ret)
        return;

    ret = dm_gpio_request(&desc, "bb_per_rst_b");
    if (ret)
        return;

    dm_gpio_set_dir_flags(&desc, GPIOD_IS_OUT);
    dm_gpio_set_value(&desc, 0);
    udelay(50);
    dm_gpio_set_value(&desc, 1);
}
```

c. In include/configs/imx8qxp_auto.h.

This header file of board contains many board-related macro definitions. Two most common parts to be modified are DRAM size and ENV settings.

Application Note 20 / 33

The DRAM size is defined by:

The PHYS_SDRAM_1 defines lower base address of DRAM, and PHYS_SDRAM_2 defines higher base address. The total DRAM size is PHYS_SDRAM_1_SIZE + PHYS_SDRAM_2_SIZE.

If the DRAM size is less than 2 GB, then PHYS_SDRAM_2_SIZE is 0.

Users need to modify the define value of PHYS_SDRAM_1_SIZE and PHYS_SDRAM_2_SIZE according to the DDR device on their board.

As for ENV settings, there are many ENV settings already been defined in the header file. Users can add new ENV settings in **CONFIG_EXTRA_ENV_SETTINGS**, and modify existing ENV settings, such as, fdt_file and mmcargs depending on their own requirement.

The ENV settings can also be changed dynamically in U-Boot console with setenv and saveenv command.

d. In arch/arm/dts/fsl-imx8qxp-auto.dts.

The device tree architecture is first introduced in Linux kernel and implemented in U-Boot. The dts file is a data structure describing the hardware components of the board so that the system can use and manage those components.

Users can add or delete device node according to their board design to modify some device node's parameters, such as, clock frequency and control pins.

For SPL, there is also a device tree. To reduce the size of SPL, keep only the nodes with pre-relocation properties ('u-boot,dm-pre-reloc', 'u-boot,dm-spl') in their device trees. Users can check <code>arch/arm/dts/fsl-imx8qxp-mek-u-boot.dtsi</code> as an example.

6.3 Compiling U-Boot

1. Set building environment

The toolchain used to compile U-Boot is same cross-compile toolchain in Compiling ATF. For how to generate and install the toolchain, see Chapter 4.5.12 How to build U-Boot and Kernel in standalone environment in *i.MX Linux® User's Guide* (document IMXLUG).

https://www.nxp.com/webapp/Download?colCode=L5.4.47_2.2.0_LINUX_DOCS

2. Compile the code

To build the U-Boot for the target board, perform the following steps:

a. Use the following command to generate configuration file for the board. The *imx8qxp_auto* board is used as an example.

```
$ make imx8qxp_auto_defconfig
```

b. Use the following command to generate U-Boot for the target board. The SPL image is generated if **CONFIG_SPL** is selected in the configuration file.

```
$ make -j8
```

The U-Boot image is put in uboot-imx/u-boot.bin and SPL image is locate in uboot-imx/spl/u-boot-spl.bin.

Application Note 21/33

7 Building flash.bin image

For i.MX8 chips, the flash.bin image, which is actually the boot image container set, can include SCFW, SECO FW, M4 image, ATF image, U-Boot image, and SPL image. ROM code reads the flash.bin image from the boot device and loads it to different memory address according to settings.

To simplify the process of generating flash.bin image, use the <code>imx-mkimage</code> tool to combine the the images above to produce the final <code>flash.bin</code> boot image and burn to the boot device.

7.1 Copying images to mkimage

After following steps in Linux BSP releases, download the imx-mkimage source code in the **imx-mkimage** folder. The content includes folders for all supported iMX8 chips.

```
COPYING iMX8DXL iMX8QM iMX8ULP mkimage_imx8 scripts iMX8dv iMX8M iMX8QX Makefile README src
```

To generate the *flash.bin* image, copy all required images into the target chip's folder. Taking our imx8qxp auto board as an example, follow the steps as below.

- 1. Copy SCFW scfw_tcm.bin generated in Compiling SCFW to the imx-mkimage/iMX8QX/ folder.
- Copy SECO FW mx8qxc0-ahab-container.img to the imx-mkimage/iMX8QX/ folder. Use the following command to download the image:

```
$wget https://www.nxp.com/lgfiles/NMG/MAD/YOCTO/imx-seco-3.7.1.bin
$chmod a+x imx-seco-3.7.1.bin
$cd imx-seco-3.7.1/firmware/seco/
```

NOTE

For each BSP release, there is an SECO FW version coupled with the release. For how to get the correct SECO FW version, see *i.MX Linux*[®] *Release Notes* (document IMXLXRN).

- Copy ATF image bl31.bin generated in Compiling ATF to the imx-mkimage/iMX8QX/ folder.
- Copy U-Boot image u-boot.bin and SPL image u-boot-spl.bin generated in Compiling U-Boot to the imx-mkimage/ iMX8QX/ folder.
- 5. Copy M4 image to the **imx-mkimage/iMX8QX/** folder, if there is M4 program, and name it as **m4_image.bin**. For how to compile M4 images, see MCUXpresso SDK Builder.

7.2 Checking makefile

The makefile for flash.bin image is in **imx-mkimage/iMX8QX/soc.mak**. By default, many targets have been defined for common use case. User can either use these targets to build their flash.bin image directly if the target meets their requirement or modify the options in these targets or even create a new target for their specific need. The below are some examples.

· flash:

The **flash** target includes SCFW, SECO FW, ATF and U-Boot image. The u-boot-atf.bin is generated by ATF image bl31.bin combined with u-boot.bin image.

Application Note 22 / 33

Since the **flash** target doesn't include SPL image, the **A** core booting address is 0x80000000, as shown above.

• flash_regression_linux_m4:

The **flash_regression_linux_m4** target adds M4 image comparing to the **flash** target. The following two parts need to be noticed for this target.

The -flags 0x00200000 option

This is the boot flags that will be passed to SCFW during boot. The definition of the flags can be found in sc_fw_port.pdf.

Table 3. Flag definition

Flag	Bit	Meaning
SC_BD_FLAGS_NOT_SECURE	16	Initial boot partition is not secure
SC_BD_FLAGS_NOT_ISOLATED	17	Initial boot partition is not isolated
SC_BD_FLAGS_RESTRICTED	18	Initial boot partition is restricted
SC_BD_FLAGS_GRANT	19	Initial boot partition grants access to the SCFW
SC_BD_FLAGS_NOT_COHERENT	20	Initial boot partition is not coherent
SC_BD_FLAGS_ALT_CONFIG	21	Alternate SCFW config (passed to board.c)
SC_BD_FLAGS_EARLY_CPU_START	22	Start some CPUs early
SC_BD_FLAGS_DDRTEST	23	Config for DDR stress test
SC_BD_FLAGS_NO_AP	24	Don't boot AP even if requested by ROM

As shown in Table 3, -flags 0x00200000 means SC_BD_FLAGS_ALT_CONFIG is set. This flag is used in the board_system_config() function in board.c. SCU creates partition and assigns resources for M4 only when this flag is set.

— The booting address of M4 core

Based on user's requirement, M4 core can boot from internal memory TCM, external memory DRAM or external device like NOR Flash. When compiling the M4 image with M4 SDK, there are specific link files for each method. Users need to choose the correct link files according to the boot method they have chosen and align the booting address here with the address defined in the link files.

• For the **flash_regession_linux_m4** target, assume that the boot method is booting from TCM. Therefore, the booting address is 0x34FE0000.

Application Note 23 / 33

- For targets ending with **m4_ddr**, assume that the boot method is booting from DDR and the booting address is 0x88000000.
- For targets ending with **m4_xip**, assume the boot method is booting from QSPI NOR Flash and the booting address is 0x08081000, as shown below.

· flash_linux_m4:

The difference between **flash_linux_m4** and **flash_regession_linux_m4** is that SPL image is added. For SPL boot, the ROM code only loads SPL image to OCRAM and after SPL image boots from OCRAM, it will try to read remain image (i.e. u-boot-aft-container.img) from boot device and load to DDR. The following three parts need to be noticed for this target.

— The **u-boot-aft-container.img** image

This image is generated from ATF image bl31.bin and U-Boot image u-boot-hash.bin as below. It will also include TEE image tee.bin if it exists in the folder.

- The -dcd skip option

Application Note 24 / 33

In non-SPL boot method, the ROM code loads A core booting image from boot device to DRAM, so the ROM code need to initialize DDR before loading. But in SPL boot method, the ROM code only need to load SPL image into OCRAM, thus the DDR initialization can be skipped in ROM code and be done later in SCFW. The -dcd skip option sets a flag in image container, so when ROM code read the image container, it will know how it configures.

If the M4 needs to boot from DDR, ROM code still needs to load M4 image into DRAM. In such cases, the -dcd skip is not applicable, as shown below in the flash_linux_m4_ddr target.

```
lash linux m4 ddr: $(MKIMG) $(AHAB IMG) scfw tcm.bin u-boot-atf-container.img m4 image.bin u-boo
spl.bin
         $ (MKIMG)
                                           $(AHAB IMG)
```

For more details about -dcd skip option and DDR initialization flow, see Chapter 4.6 DDR Configuration in sc_fw_port.pdf.

— The booting address of A core

In SPL boot method, since the ROM code will load SPL image into OCRAM, the booting address of A core also changes to OCRAM address 0x00100000.

flash_linux_m4_xip:

```
flash linux m4 xip: $(MKIMG) $(AHAB IMG) scfw tcm.bin u-boot-atf-container.img m4 ima
ge.bin u-boot-spl.bin
         $ (MKIMG)
                                                       $ (AHAB IMG)
        ./$(QSPI PACKER) $(QSPI HEADER)
```

The main change between the flash_linux_m4_xip and flash_linux_m4 is that M4 is booting from QSPI NOR Flash device instead of TCM. Besides the M4 core booting address mentioned above, the QSPI header file also needs to be noticed.

For flash bin image to boot from QSPI/FSPI device, the header file is needed in the image for ROM code to configure QSPI/FSPI device. The sample QSPI/FSPI header file is provided in imx-mkimage/scripts/fspi_header. To choose QSPI/FSPI device as boot device, modify the header file to fit the devices.

For example, in the sample header file, we can see that the value for offset 0x44-0x47 is 0x01010200.

```
01010200 /* Serial Nor, Single/Dual/Quad/Octal, SerialClkFreq 1 - 20MHz, 2 - 50MHz... */
```

To translate this setting, see Chapter 5.8.3.3 FlexSPI configuration parameters in i.MX8QXP Reference Manual.

How to Enable Linux BSP L5.4 on a New iMX8/8X Board, Rev. 0, 10 June, 2021 25 / 33

devicetype	0x044	1	1 - Serial NOR	
sflashPadType	shPadType 0x045 j		1 - Single pad	
			2 - Dual pads	
			4 - Quad pads	
			8 - Octal pads	
serialClkFreq	0x046 1		Chip specific value, for this silicon	
			1 - 20 MHz	
			2 - 50 MHz	
			3 - 62 MHz for SDR and 200 MHz for DDR	
			4 - 80 MHz	
			5 - 100 MHz	
			6 - 133 MHz	
			7 - 166 MHz for SDR and 200 MHz for DDR	
			Other values: 20 MHz	
IutCustomSeqEnable	0x047	1	0- Use predefined LUT sequence index and number	
			1 - Use LUT sequence parameters provided in this block	

Here we can see that, in the sample header file,

- The value of deviceType is 0x01, which is Serial NOR.
- The vlaue of sflashPadType is 0x1, which is Single pad.
- The value of serialClkFreq is 0x02, which is 50 MHz.
- The value of lutCustomSeqEnable is 0x00, which is Use pre-defined LUT sequence index and number.

For all parameters in the header file, check the definition in **Chapter 5.8.3.3 FlexSPI configuration parameters** in *i.MX8QXP Reference Manual* and set the correct value for the FSPI device.

7.3 Generating flash.bin image

To generate flash.bin image, compile an internal tool, **mkimage_imx8**, using the gcc in user's Linux host environment. The source code of mkimage_imx8 is in *imx-mkimage/src*.

Since it will be automatically compiled when using the following command to generate flash.bin image, users don't need to compile *mkimage_imx8* separately.

The command to generate flash bin image is:

```
$make SOC=<SOC_TARGET> REV=<SOC_REV> [TARGET]
```

The SOC_TARGET is the target chips, SOC_REV is the reversion of chips, and TARGET is introduced in Checking makefile.

Application Note 26 / 33

NOTE

Since for iMX8QXP B0 and C0 chips, the SECO FW is not compatible with each other, the REV is used to specify the version of SECO FW.

- · For iMX8QXP B0 chips, use the SECO FW, mx8qxb0-ahab-container.img.
- For iMX8QXP C0 chips, use the SECO FW, mx8qxc0-ahab-container.img.

Take our imx8qxp auto board as an example, to build a flash.bin image with M4 image and SPL image, use the command:

```
$make SOC=iMX8QX REV=C0 flash_linux_m4
```

The flash.bin binary file is generated in imx-mkimage/iMX8QX/flash.bin.

7.4 Burning flash.bin images

For iMX8/8X chips, the ROM code supports to boot from following boot devices:

- · SD/MMC
- NAND flash
- · FlexSPI NOR flash
- Serial downloader support on USB 2.0 OTG and USB 3.0 (as 2.0)

Usually SD card is the most efficient way to verify if the generated flash.bin image can boot the board successfully.

To burn flash.bin image into SD card, insert the SD card on a Linux host PC. Assuming the SD card is recognized as /dev/sdx, use the following command to burn flash.bin into SD card:

```
$sudo umount /dev/sdx*
$sudo dd if=flash.bin of=/dev/sdx bs=1k seek=32 conv=fsync && sync
```

For how to burn flash.bin image into other boot device, see **Chapter 4.4 Downloading images** in *i.MX Linux*® *User's Guide* (document IMXLUG).

8 Linux kernel porting

Comparing to previous chapters, users are more familiar to Linux kernel porting. This chapter focuses on the porting effort for our imx8qxp auto reference board to illustrate the process of adding new device tree file and drivers for a new customized board.

For Linux file system porting such as adding new user space tools or package, see i.MX_Yocto_Project_User's_Guide.pdf.

8.1 Creating files for a new board

To create files for a new board, perform the following steps:

1. Add new board defconfig in arch/arm64/configs/.

The *defconfig* file defines the component that will be included in the Linux kernel. In general, each board has a specific defconfig file according to the hardware design and software requirement.

The imx8qxp auto board, it's quite similar to the MEK reference board. Therefore, use the default *defconfig* file in *arch/arm64/configs/imx_v8_defconfig* directly as the *defconfig* file. For other iMX8 customized boards, use the *imx_v8_defconfig* as reference and add modification accordingly.

2. Add a new board dts in arch/arm64/boot/dts/freescale/.

For the imx8qxp auto board, create the following *dts/dtsi* files, which are copied from files for MEK board to save the efforts.

Application Note 27/33

Table 4. Device tree files created for auto board in Linux kernel

File location	Description
arch/arm64/boot/dts/freescale/imx8qxp-auto.dts	The <i>dts</i> files for auto board without rpmsg, which includes imx8qxp.dtsi and imx8x-auto.dtsi
arch/arm64/boot/dts/freescale/imx8qxp-auto-rpmsg.dts	The <i>dts</i> file for auto board with <i>rpmsg</i> , which includes <i>imx8qxp-auto.dts</i> and <i>imx8x-auto-rpmsg.dtsi</i>
arch/arm64/boot/dts/freescale/imx8x-auto.dtsi	The <i>dtsi</i> file for auto board without <i>rpmsg</i> , which enables the device node that needed
arch/arm64/boot/dts/freescale/imx8x-auto-rpmsg.dtsi	The <i>dtsi</i> file for auto board with <i>rpmsg</i> , which enables the device node that needed
arch/arm64/boot/dts/freescale/imx8qxp-auto-enet-tja1101.dts	The <i>dts</i> file for auto board with TJA1101 Ethernet PHY enabled, which includes <i>imx8qxp-auto.dts</i> and <i>imx8qxp-auto-enet-tja1101.dtsi</i>
arch/arm64/boot/dts/freescale/imx8qxp-auto-enet-tja1101.dtsi	The <i>dtsi</i> file for auto board with TJA1101 Ethernet PHY enabled

The difference between *dts* with and without *rpmsg* is on resources related to M4 core. If M4 core is used, assign some of the peripheral interface resources to M4 partition in SCFW as mentioned before, like I2C and Flexcan. Therefore, disable these resources in *dts* or use virtual driver like *imx_rpmsg_i2c* for I2C interface.

3. Add new drivers for devices on the board.

For an imx8qxp auto board, add the following three hardware components in the board design:

- · MIPI-CSI with NVP6324 automotive AHD solution
- LVDS display with TI DS90UB947/948 Serdes (through FPD-Link III) for automotive application
- · MIPI-DSI display with Maxim 96752/96755 Serdes (through GMSL2) for automotive application

Table 5 lists the corresponding drivers to be added in the kernel code.

Table 5. Driver files added for auto board in Linux kernel

File location	Description
drivers/gpu/drm/bridge/ds90ub94x.c	Driver of TI DS90UB947/948 Serdes
drivers/gpu/drm/bridge/mx9675x.c	Driver of Maxim 96752/96755 Serdes
drivers/media/platform/imx8/nvp6324/	New folder for NVP6324
drivers/media/platform/imx8/nvp6324/Kconfig	Kconfig of NVP6324 driver
drivers/media/platform/imx8/nvp6324/Makefile	Makefile of NVP6324 driver
drivers/media/platform/imx8/nvp6324/nvp6324.h	Header file of NVP6324 driver
drivers/media/platform/imx8/nvp6324/nvp6324_core.c	Core function file of NVP6324 driver
drivers/media/platform/imx8/nvp6324/nvp6324_mipi.c	MIPI settings of NVP6324 driver

Table continues on the next page...

Application Note 28 / 33

Table 5. Driver files added for auto board in Linux kernel (continued)

File location	Description
drivers/media/platform/imx8/nvp6324/nvp6324_video.c	Video mode settings of NVP6324 driver
drivers/media/platform/imx8/nvp6324/nvp6324_video_eq.c	Video event queue settings of NVP6324 driver

8.2 Modifying files for new board

To modify files for a new board, perform the following steps:

- 1. Edit related makefiles to be compiled into kernel image. In the imx8qxp auto board example, the related makefiles include:
 - · arch/arm64/boot/dts/freescale/Makefile

Add imx8qxp auto board's dtb files.

· drivers/gpu/drm/bridge/Makefile

Add ds90ub94x and mx9675x driver.

```
diff --git a/drivers/gpu/drm/bridge/Makefile b/drivers/gpu/drm/bridge/Makefile
index 103466b50b2a..7d502f6a97aa 100644
--- a/drivers/gpu/drm/bridge/Makefile
+++ b/drivers/gpu/drm/bridge/Makefile
@@ -20,6 +20,8 @@ obj-$(CONFIG_DRM_TI_TFP410) += ti-tfp410.o
    obj-$(CONFIG_DRM_NWL_MIPI_DSI) += nwl-dsi/
    obj-y += cadence/
    obj-y += synopsys/
+obj-$(CONFIG_DRM_TI_DS90UB94x) += ds90ub94x.o
    obj-$(CONFIG_DRM_TIE_IT6263) += it6263.o
    obj-$(CONFIG_DRM_SEC_MIPI_DSIM) += sec-dsim.o
    obj-$(CONFIG_DRM_NXP_SEIKO_43WVFIG) += nxp-seiko-43wvfig.o
+obj-$(CONFIG_DRM_MAXIM_MAX9675x) += mx9675x.o
```

· drivers/media/platform/imx8/Makefile

Include nvp6324 folder for nvp6324 driver.

Application Note 29 / 33

```
diff --git a/drivers/media/platform/imx8/Makefile b/drivers/media/platform/imx8/Makefile
index 15259cf9c13f..11a8877db03a 100644
--- a/drivers/media/platform/imx8/Makefile
+++ b/drivers/media/platform/imx8/Makefile
00 -1,3 +1,4 00
obj-$(CONFIG_IMX8_MIPI_CSI2_YAV) += mxc-mipi-csi2_yav.o
mxc-jpeg-encdec-objs := mxc-jpeg-hw.o mxc-jpeg.o
obj-$(CONFIG_IMX8_JPEG) += mxc-jpeg-encdec.o
+obj-$(CONFIG_IMX8_NVP6324) += nvp6324/
```

2. Modify the dts files according to the board design. For example, on imx8qxp auto board, the connection on LVDS0 is designed in such method:

ldb1 -> ds90ub947 -> ds90ub948 -> it6263 -> HDMI screen

Therefore, the **ldb1** and **i2c0_mipi_lvds0** device node in *imx8x-auto.dtsi* is changed accordingly as below.

How to Enable Linux BSP L5.4 on a New iMX8/8X Board, Rev. 0, 10 June, 2021

Application Note 30 / 33

The connection order is represented by the endpoint matching in the dts.

For other board design changes, the related modification is also added in the dts in a similar method.

3. Modify some existing drivers to add specific features or implementations for the new board.

For example, in the imx8qxp auto board design, to connect a MIPI DSI panel on Maxim 96755 Serdes, add this panel's setting in *drivers/gpu/drm/panel/panel-simple.c* as below.

How to Enable Linux BSP L5.4 on a New iMX8/8X Board, Rev. 0, 10 June, 2021

Application Note 31 / 33

8.3 Compiling Linux Kernel

To compile Linux Kernel, perform the following steps:

1. Set building environment.

The toolchain used to compile Linux Kernel is the same cross-compile toolchain used for compiling ATF and U-Boot. For how to generate and install the toolchain, see **Chapter 4.5.12 How to build U-Boot and Kernel in standalone environment** in *i.MX Linux® User's Guide* (document IMXLUG).

https://www.nxp.com/webapp/Download?colCode=L5.4.47_2.2.0_LINUX_DOCS

2. Compile the code.

To build the Linux Kernel for the target board, perform as below:

a. Use the following command to generate configuration file for the board. In this example, the default defconfig is used for the auto board.

```
$ make imx_v8_defconfig
```

b. Use the following command to generate Linux Kernel for the target board. The related dtb files are also generated.

```
$ make -j8
```

c. The compiled Linux Kernel image is *arch/arm64/boot/lmage* and dtb files are located in *arch/arm64/boot/dts/freescale/* folder.

8.4 Burning Linux Kernel

• If the SD/MMC is already partitioned into boot partition and rootfs partition, use the following command to copy kernel image and dtb files to boot partition directly.

```
$sudo mount /dev/sdx1 /mnt/boot/
$sudo cp Image /mnt/boot/
$sudo cp imx8qxp-auto.dtb /mnt/boot/
$sudo umount /dev/sdx1
```

• If the SD/MMC is not partitioned yet, follow the step in **Chapter 4.3 Preparing an SD/MMC card to boot** of *i.MX Linux® User's Guide* (document IMXLUG) to partition SD/MMC and then burn kernel image and dtb to boot partition.

9 Revision history

Revision number	Date	Substantive changes
0	10 June, 2021	Initial release

Application Note 32/33

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX,EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE, VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, elQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 10 June, 2021

Document identifier: AN13275

