

1 Introduction

1.1 Purpose

This application note introduces a general procedure of how to enable standard Linux BSP L5.4 on a new customized i.MX8/8X board. This document can help users, who have designed a customized i.MX8/8X board, to quickly port standard Linux BSP release code running on their board and be aware of those key parts that need modifications.

1.2 Example board

This application note uses an i.MX8QXP reference board for automotive as an example board, because this board is not supported by the standard Linux BSP release. For more details, contact NXP representative.

The board's hardware design is based on i.MX8QXP MEK board, but with the following changes:

- i.MX8QXP C0 Silicon
- Samsung auto LPDDR4 and eMMC5.1
- MIPI-CSI with NVP6324 automotive AHD solution
- LVDS display with TI DS90UB947/948 Serdes (through FPD-Link III) for automotive application
- MIPI-DSI display with Maxim 96752/96755 Serdes (through GMSL2) for automotive application
- NXP TJA1101 automotive 100Mbps Ethernet PHY
- USB3.0 host for Carplay/AA and USB2.0 OTG for debug

Contents

1	Introduction.....	1
1.1	Purpose.....	1
1.2	Example board.....	1
1.3	Linux BSP releases.....	2
2	Generating DDR configuration files.....	2
2.1	Downloading RPA tools.....	3
2.2	Using RPA tools.....	3
3	SCFW porting.....	6
3.1	Extracting SCFW code.....	6
3.2	Creating a new board file.....	6
3.3	Compiling SCFW.....	10
4	Running a DDR stress test.....	11
5	ATF porting.....	13
5.1	Power management.....	14
5.2	Resource partitioning.....	15
5.3	Compiling ATF.....	17
6	U-Boot porting.....	17
6.1	Creating files for a new board....	17
6.2	Modifying files for a new board..	18
6.3	Compiling U-Boot.....	21
7	Building flash.bin image.....	22
7.1	Copying images to mkimage.....	22
7.2	Checking makefile.....	22
7.3	Generating flash.bin image.....	26
7.4	Burning flash.bin images.....	27
8	Linux kernel porting.....	27
8.1	Creating files for a new board....	27
8.2	Modifying files for new board....	29
8.3	Compiling Linux Kernel.....	32
8.4	Burning Linux Kernel.....	32
9	Revision history.....	32






Figure 1. i.MX8QXP reference board for automotive

1.3 Linux BSP releases

This application note uses the L5.4.47_2.2.0 Linux BSP release as example. For all i.MX Linux BSP releases, see [Embedded Linux for i.MX Applications Processors](#).

The following chapters introduce the general procedure for porting SCFW, ATF, U-Boot and Linux Kernel. Each of them can be compiled independently, and the release package or source code can be downloaded from following links:

- SCFW
https://www.nxp.com/webapp/Download?colCode=L5.4.47_2.2.0_SCFWKIT-1.6.0&appType=license
- Arm® Trusted Firmware (ATF)
 git clone <https://source.codeaurora.org/external/imx/imx-atf> -b rel_imx_5.4.47_2.2.0
- U-Boot
 git clone <https://source.codeaurora.org/external/imx/uboot-imx> -b rel_imx_5.4.47_2.2.0
- imx-mkimage
 git clone <https://source.codeaurora.org/external/imx/imx-mkimage> -b rel_imx_5.4.47_2.2.0
- Linux Kernel
 git clone <https://source.codeaurora.org/external/imx/linux-imx> -b rel_imx_5.4.47_2.2.0

2 Generating DDR configuration files

The i.MX 8/8X DDR Register Programming Aid (RPA) is an Excel spreadsheet tool used to develop DDR initialization for a user's specific DDR configuration (DDR device type, density, etc.). The RPA generates the DDR initialization in two formats (in separate Excel worksheet tabs):

- DDR Stress Test script

This format is used specifically with the DDR stress test by first copying the contents on the **DDR Stress Test Script CBT** tab and then pasting it to a text file, naming the document with the `.ds` file extension. Use this file when executing the DDR stress test.

- DCD CFG file

This format is the configuration file used specifically by the SCU Firmware (SCFW). In this scenario, the user copies the contents on the **DCD CFG file CBT** tab and pastes it to a text file, naming the document with the `.cfg` file extension and placing this file in the appropriate SCFW board file directory.

2.1 Downloading RPA tools

NOTE

In all cases, the RPA revision is aligned to a minimum SCFW version as shown in the table on [i.MX 8/8X Family DDR Tools Release](#). In some cases, the BSP alignment is provided as extra details.

To obtain the latest RPAs, see the following links:

- [i.MX8QM DDR Register Programming Aid \(RPA\)](#)
- [i.MX8QXP/DXP/DX DDR Register Programming Aid \(RPA\)](#)

To align with the L5.4.47_2.2.0 BSP and SCFW 1.6.0, use **MX8QXP_C0_B0_LPDDR4_RPA_1.2GHz_v14.xlsx** RPA version in the below steps.

2.2 Using RPA tools

To use RPA tools to generate a new DDR stress test script and DCD CFG file for the specific DDR on user's customized board, perform the following steps.

1. Obtain the desired DDR datasheet from the DDR vendor

To fill the DRAM parameters in the RPA tools, use the DDR datasheet from the DDR vendor. Usually this datasheet can be downloaded from DDR vendor's website. Users can also contact DDR vendor directly to request this datasheet.

2. Update the Device Information table on the **Register Configuration** tab

i.MX8QuadXPlus, DualXPlus, & DualX DDR Controller Configuration Spreadsheet
This tool is configured to work with (enter board name): **NXP MX8QX LPDDR4 validation board**

Instructions
Shaded cells may require updating per the DRAM memory data sheet parameters. Certain registers should not need to be modified by the user. If a register is not provided then it is assumed this parameter is not to be changed per the provided initialization script. Certain registers are provided though they may be noted as recommended to not change.

Legend
On Register Configuration Tab, this color indicates the bitfields that would commonly require updating.
On Register Configuration Tab, this color indicates the bitfields that may be updated, but should typically not require it.
On Register Configuration Tab, this color indicates the bitfields that are updated automatically from setting provided in the "Device Information" table or other cells, and should not be changed manually.
On Register Configuration Tab, an unshaded cell means that the value should remain as is and should not be modified. In these cases, the settings are provided for completeness.
On other tabs, this color indicates the cells that are affected by changes on the Register Configuration tab.

Device Information

SoC	MX8 QuadXPlus and DualXPlus
Memory type	LPDDR4
Manufacturer	Samsung
Memory part number	K4FHE3D4HA-TUCL
Density per channel per chip select (Gb) ¹	6
Number of Channels (based on Bus Width)	2
Number of Chip Selects used ²	2
Total DRAM density (Gb)	24
Number of ROW Addresses ³	16
Number of COLUMN Addresses ³	10
Number of BANK addresses ³	3
Number of BANKS ³	8
Bus Width	32
Clock Cycle Freq (MHz)	1200
Clock Cycle Time (ns)	0.833333333
Device Free Address (do not modify)	FC000000

MR4 manual de-rate workaround for errata e050125
An issue exists with the automatic derating logic of the DDR controller that only samples the LPDDR register when the Temperature Update Flag (TUF) field (MR4[7]) is 1b1. If the LPDDR4 memory is initialized and starts operation above 85°C (MR4[2:0] > 3b011), the MR4 Temperature Update Flag will not set. The DDR Controller will therefore not automatically adjust the memory refresh rate or de-rate memory timings based on the LPDDR4 memory temperature. If the LPDDR4 memory temperature is below 85°C at initialization, then the derating logic works as intended, automatically adjusting the memory refresh period and memory timing during the entire system operation.
Three options to choose from:
1. Apply the MR4 manual de-rate software workaround (default/recommended)
2. Do not apply any de-rate workaround
3. Apply the maximum de-rate timings (x4 auto refresh rate and de-rate timings for tRC, tRAS, tRCD, tRTP, tRP, tRZQ, tRZQ2, tRZQ3, tRZQ4, tRZQ5, tRZQ6, tRZQ7, tRZQ8, tRZQ9, tRZQ10, tRZQ11, tRZQ12, tRZQ13, tRZQ14, tRZQ15, tRZQ16, tRZQ17, tRZQ18, tRZQ19, tRZQ20, tRZQ21, tRZQ22, tRZQ23, tRZQ24, tRZQ25, tRZQ26, tRZQ27, tRZQ28, tRZQ29, tRZQ30, tRZQ31, tRZQ32, tRZQ33, tRZQ34, tRZQ35, tRZQ36, tRZQ37, tRZQ38, tRZQ39, tRZQ40, tRZQ41, tRZQ42, tRZQ43, tRZQ44, tRZQ45, tRZQ46, tRZQ47, tRZQ48, tRZQ49, tRZQ50, tRZQ51, tRZQ52, tRZQ53, tRZQ54, tRZQ55, tRZQ56, tRZQ57, tRZQ58, tRZQ59, tRZQ60, tRZQ61, tRZQ62, tRZQ63, tRZQ64, tRZQ65, tRZQ66, tRZQ67, tRZQ68, tRZQ69, tRZQ70, tRZQ71, tRZQ72, tRZQ73, tRZQ74, tRZQ75, tRZQ76, tRZQ77, tRZQ78, tRZQ79, tRZQ80, tRZQ81, tRZQ82, tRZQ83, tRZQ84, tRZQ85, tRZQ86, tRZQ87, tRZQ88, tRZQ89, tRZQ90, tRZQ91, tRZQ92, tRZQ93, tRZQ94, tRZQ95, tRZQ96, tRZQ97, tRZQ98, tRZQ99, tRZQ100, tRZQ101, tRZQ102, tRZQ103, tRZQ104, tRZQ105, tRZQ106, tRZQ107, tRZQ108, tRZQ109, tRZQ110, tRZQ111, tRZQ112, tRZQ113, tRZQ114, tRZQ115, tRZQ116, tRZQ117, tRZQ118, tRZQ119, tRZQ120, tRZQ121, tRZQ122, tRZQ123, tRZQ124, tRZQ125, tRZQ126, tRZQ127, tRZQ128, tRZQ129, tRZQ130, tRZQ131, tRZQ132, tRZQ133, tRZQ134, tRZQ135, tRZQ136, tRZQ137, tRZQ138, tRZQ139, tRZQ140, tRZQ141, tRZQ142, tRZQ143, tRZQ144, tRZQ145, tRZQ146, tRZQ147, tRZQ148, tRZQ149, tRZQ150, tRZQ151, tRZQ152, tRZQ153, tRZQ154, tRZQ155, tRZQ156, tRZQ157, tRZQ158, tRZQ159, tRZQ160, tRZQ161, tRZQ162, tRZQ163, tRZQ164, tRZQ165, tRZQ166, tRZQ167, tRZQ168, tRZQ169, tRZQ170, tRZQ171, tRZQ172, tRZQ173, tRZQ174, tRZQ175, tRZQ176, tRZQ177, tRZQ178, tRZQ179, tRZQ180, tRZQ181, tRZQ182, tRZQ183, tRZQ184, tRZQ185, tRZQ186, tRZQ187, tRZQ188, tRZQ189, tRZQ190, tRZQ191, tRZQ192, tRZQ193, tRZQ194, tRZQ195, tRZQ196, tRZQ197, tRZQ198, tRZQ199, tRZQ200, tRZQ201, tRZQ202, tRZQ203, tRZQ204, tRZQ205, tRZQ206, tRZQ207, tRZQ208, tRZQ209, tRZQ210, tRZQ211, tRZQ212, tRZQ213, tRZQ214, tRZQ215, tRZQ216, tRZQ217, tRZQ218, tRZQ219, tRZQ220, tRZQ221, tRZQ222, tRZQ223, tRZQ224, tRZQ225, tRZQ226, tRZQ227, tRZQ228, tRZQ229, tRZQ230, tRZQ231, tRZQ232, tRZQ233, tRZQ234, tRZQ235, tRZQ236, tRZQ237, tRZQ238, tRZQ239, tRZQ240, tRZQ241, tRZQ242, tRZQ243, tRZQ244, tRZQ245, tRZQ246, tRZQ247, tRZQ248, tRZQ249, tRZQ250, tRZQ251, tRZQ252, tRZQ253, tRZQ254, tRZQ255, tRZQ256, tRZQ257, tRZQ258, tRZQ259, tRZQ260, tRZQ261, tRZQ262, tRZQ263, tRZQ264, tRZQ265, tRZQ266, tRZQ267, tRZQ268, tRZQ269, tRZQ270, tRZQ271, tRZQ272, tRZQ273, tRZQ274, tRZQ275, tRZQ276, tRZQ277, tRZQ278, tRZQ279, tRZQ280, tRZQ281, tRZQ282, tRZQ283, tRZQ284, tRZQ285, tRZQ286, tRZQ287, tRZQ288, tRZQ289, tRZQ290, tRZQ291, tRZQ292, tRZQ293, tRZQ294, tRZQ295, tRZQ296, tRZQ297, tRZQ298, tRZQ299, tRZQ300, tRZQ301, tRZQ302, tRZQ303, tRZQ304, tRZQ305, tRZQ306, tRZQ307, tRZQ308, tRZQ309, tRZQ310, tRZQ311, tRZQ312, tRZQ313, tRZQ314, tRZQ315, tRZQ316, tRZQ317, tRZQ318, tRZQ319, tRZQ320, tRZQ321, tRZQ322, tRZQ323, tRZQ324, tRZQ325, tRZQ326, tRZQ327, tRZQ328, tRZQ329, tRZQ330, tRZQ331, tRZQ332, tRZQ333, tRZQ334, tRZQ335, tRZQ336, tRZQ337, tRZQ338, tRZQ339, tRZQ340, tRZQ341, tRZQ342, tRZQ343, tRZQ344, tRZQ345, tRZQ346, tRZQ347, tRZQ348, tRZQ349, tRZQ350, tRZQ351, tRZQ352, tRZQ353, tRZQ354, tRZQ355, tRZQ356, tRZQ357, tRZQ358, tRZQ359, tRZQ360, tRZQ361, tRZQ362, tRZQ363, tRZQ364, tRZQ365, tRZQ366, tRZQ367, tRZQ368, tRZQ369, tRZQ370, tRZQ371, tRZQ372, tRZQ373, tRZQ374, tRZQ375, tRZQ376, tRZQ377, tRZQ378, tRZQ379, tRZQ380, tRZQ381, tRZQ382, tRZQ383, tRZQ384, tRZQ385, tRZQ386, tRZQ387, tRZQ388, tRZQ389, tRZQ390, tRZQ391, tRZQ392, tRZQ393, tRZQ394, tRZQ395, tRZQ396, tRZQ397, tRZQ398, tRZQ399, tRZQ400, tRZQ401, tRZQ402, tRZQ403, tRZQ404, tRZQ405, tRZQ406, tRZQ407, tRZQ408, tRZQ409, tRZQ410, tRZQ411, tRZQ412, tRZQ413, tRZQ414, tRZQ415, tRZQ416, tRZQ417, tRZQ418, tRZQ419, tRZQ420, tRZQ421, tRZQ422, tRZQ423, tRZQ424, tRZQ425, tRZQ426, tRZQ427, tRZQ428, tRZQ429, tRZQ430, tRZQ431, tRZQ432, tRZQ433, tRZQ434, tRZQ435, tRZQ436, tRZQ437, tRZQ438, tRZQ439, tRZQ440, tRZQ441, tRZQ442, tRZQ443, tRZQ444, tRZQ445, tRZQ446, tRZQ447, tRZQ448, tRZQ449, tRZQ450, tRZQ451, tRZQ452, tRZQ453, tRZQ454, tRZQ455, tRZQ456, tRZQ457, tRZQ458, tRZQ459, tRZQ460, tRZQ461, tRZQ462, tRZQ463, tRZQ464, tRZQ465, tRZQ466, tRZQ467, tRZQ468, tRZQ469, tRZQ470, tRZQ471, tRZQ472, tRZQ473, tRZQ474, tRZQ475, tRZQ476, tRZQ477, tRZQ478, tRZQ479, tRZQ480, tRZQ481, tRZQ482, tRZQ483, tRZQ484, tRZQ485, tRZQ486, tRZQ487, tRZQ488, tRZQ489, tRZQ490, tRZQ491, tRZQ492, tRZQ493, tRZQ494, tRZQ495, tRZQ496, tRZQ497, tRZQ498, tRZQ499, tRZQ500, tRZQ501, tRZQ502, tRZQ503, tRZQ504, tRZQ505, tRZQ506, tRZQ507, tRZQ508, tRZQ509, tRZQ510, tRZQ511, tRZQ512, tRZQ513, tRZQ514, tRZQ515, tRZQ516, tRZQ517, tRZQ518, tRZQ519, tRZQ520, tRZQ521, tRZQ522, tRZQ523, tRZQ524, tRZQ525, tRZQ526, tRZQ527, tRZQ528, tRZQ529, tRZQ530, tRZQ531, tRZQ532, tRZQ533, tRZQ534, tRZQ535, tRZQ536, tRZQ537, tRZQ538, tRZQ539, tRZQ540, tRZQ541, tRZQ542, tRZQ543, tRZQ544, tRZQ545, tRZQ546, tRZQ547, tRZQ548, tRZQ549, tRZQ550, tRZQ551, tRZQ552, tRZQ553, tRZQ554, tRZQ555, tRZQ556, tRZQ557, tRZQ558, tRZQ559, tRZQ560, tRZQ561, tRZQ562, tRZQ563, tRZQ564, tRZQ565, tRZQ566, tRZQ567, tRZQ568, tRZQ569, tRZQ570, tRZQ571, tRZQ572, tRZQ573, tRZQ574, tRZQ575, tRZQ576, tRZQ577, tRZQ578, tRZQ579, tRZQ580, tRZQ581, tRZQ582, tRZQ583, tRZQ584, tRZQ585, tRZQ586, tRZQ587, tRZQ588, tRZQ589, tRZQ590, tRZQ591, tRZQ592, tRZQ593, tRZQ594, tRZQ595, tRZQ596, tRZQ597, tRZQ598, tRZQ599, tRZQ600, tRZQ601, tRZQ602, tRZQ603, tRZQ604, tRZQ605, tRZQ606, tRZQ607, tRZQ608, tRZQ609, tRZQ610, tRZQ611, tRZQ612, tRZQ613, tRZQ614, tRZQ615, tRZQ616, tRZQ617, tRZQ618, tRZQ619, tRZQ620, tRZQ621, tRZQ622, tRZQ623, tRZQ624, tRZQ625, tRZQ626, tRZQ627, tRZQ628, tRZQ629, tRZQ630, tRZQ631, tRZQ632, tRZQ633, tRZQ634, tRZQ635, tRZQ636, tRZQ637, tRZQ638, tRZQ639, tRZQ640, tRZQ641, tRZQ642, tRZQ643, tRZQ644, tRZQ645, tRZQ646, tRZQ647, tRZQ648, tRZQ649, tRZQ650, tRZQ651, tRZQ652, tRZQ653, tRZQ654, tRZQ655, tRZQ656, tRZQ657, tRZQ658, tRZQ659, tRZQ660, tRZQ661, tRZQ662, tRZQ663, tRZQ664, tRZQ665, tRZQ666, tRZQ667, tRZQ668, tRZQ669, tRZQ670, tRZQ671, tRZQ672, tRZQ673, tRZQ674, tRZQ675, tRZQ676, tRZQ677, tRZQ678, tRZQ679, tRZQ680, tRZQ681, tRZQ682, tRZQ683, tRZQ684, tRZQ685, tRZQ686, tRZQ687, tRZQ688, tRZQ689, tRZQ690, tRZQ691, tRZQ692, tRZQ693, tRZQ694, tRZQ695, tRZQ696, tRZQ697, tRZQ698, tRZQ699, tRZQ700, tRZQ701, tRZQ702, tRZQ703, tRZQ704, tRZQ705, tRZQ706, tRZQ707, tRZQ708, tRZQ709, tRZQ710, tRZQ711, tRZQ712, tRZQ713, tRZQ714, tRZQ715, tRZQ716, tRZQ717, tRZQ718, tRZQ719, tRZQ720, tRZQ721, tRZQ722, tRZQ723, tRZQ724, tRZQ725, tRZQ726, tRZQ727, tRZQ728, tRZQ729, tRZQ730, tRZQ731, tRZQ732, tRZQ733, tRZQ734, tRZQ735, tRZQ736, tRZQ737, tRZQ738, tRZQ739, tRZQ740, tRZQ741, tRZQ742, tRZQ743, tRZQ744, tRZQ745, tRZQ746, tRZQ747, tRZQ748, tRZQ749, tRZQ750, tRZQ751, tRZQ752, tRZQ753, tRZQ754, tRZQ755, tRZQ756, tRZQ757, tRZQ758, tRZQ759, tRZQ760, tRZQ761, tRZQ762, tRZQ763, tRZQ764, tRZQ765, tRZQ766, tRZQ767, tRZQ768, tRZQ769, tRZQ770, tRZQ771, tRZQ772, tRZQ773, tRZQ774, tRZQ775, tRZQ776, tRZQ777, tRZQ778, tRZQ779, tRZQ780, tRZQ781, tRZQ782, tRZQ783, tRZQ784, tRZQ785, tRZQ786, tRZQ787, tRZQ788, tRZQ789, tRZQ790, tRZQ791, tRZQ792, tRZQ793, tRZQ794, tRZQ795, tRZQ796, tRZQ797, tRZQ798, tRZQ799, tRZQ800, tRZQ801, tRZQ802, tRZQ803, tRZQ804, tRZQ805, tRZQ806, tRZQ807, tRZQ808, tRZQ809, tRZQ810, tRZQ811, tRZQ812, tRZQ813, tRZQ814, tRZQ815, tRZQ816, tRZQ817, tRZQ818, tRZQ819, tRZQ820, tRZQ821, tRZQ822, tRZQ823, tRZQ824, tRZQ825, tRZQ826, tRZQ827, tRZQ828, tRZQ829, tRZQ830, tRZQ831, tRZQ832, tRZQ833, tRZQ834, tRZQ835, tRZQ836, tRZQ837, tRZQ838, tRZQ839, tRZQ840, tRZQ841, tRZQ842, tRZQ843, tRZQ844, tRZQ845, tRZQ846, tRZQ847, tRZQ848, tRZQ849, tRZQ850, tRZQ851, tRZQ852, tRZQ853, tRZQ854, tRZQ855, tRZQ856, tRZQ857, tRZQ858, tRZQ859, tRZQ860, tRZQ861, tRZQ862, tRZQ863, tRZQ864, tRZQ865, tRZQ866, tRZQ867, tRZQ868, tRZQ869, tRZQ870, tRZQ871, tRZQ872, tRZQ873, tRZQ874, tRZQ875, tRZQ876, tRZQ877, tRZQ878, tRZQ879, tRZQ880, tRZQ881, tRZQ882, tRZQ883, tRZQ884, tRZQ885, tRZQ886, tRZQ887, tRZQ888, tRZQ889, tRZQ890, tRZQ891, tRZQ892, tRZQ893, tRZQ894, tRZQ895, tRZQ896, tRZQ897, tRZQ898, tRZQ899, tRZQ900, tRZQ901, tRZQ902, tRZQ903, tRZQ904, tRZQ905, tRZQ906, tRZQ907, tRZQ908, tRZQ909, tRZQ910, tRZQ911, tRZQ912, tRZQ913, tRZQ914, tRZQ915, tRZQ916, tRZQ917, tRZQ918, tRZQ919, tRZQ920, tRZQ921, tRZQ922, tRZQ923, tRZQ924, tRZQ925, tRZQ926, tRZQ927, tRZQ928, tRZQ929, tRZQ930, tRZQ931, tRZQ932, tRZQ933, tRZQ934, tRZQ935, tRZQ936, tRZQ937, tRZQ938, tRZQ939, tRZQ940, tRZQ941, tRZQ942, tRZQ943, tRZQ944, tRZQ945, tRZQ946, tRZQ947, tRZQ948, tRZQ949, tRZQ950, tRZQ951, tRZQ952, tRZQ953, tRZQ954, tRZQ955, tRZQ956, tRZQ957, tRZQ958, tRZQ959, tRZQ960, tRZQ961, tRZQ962, tRZQ963, tRZQ964, tRZQ965, tRZQ966, tRZQ967, tRZQ968, tRZQ969, tRZQ970, tRZQ971, tRZQ972, tRZQ973, tRZQ974, tRZQ975, tRZQ976, tRZQ977, tRZQ978, tRZQ979, tRZQ980, tRZQ981, tRZQ982, tRZQ983, tRZQ984, tRZQ985, tRZQ986, tRZQ987, tRZQ988, tRZQ989, tRZQ990, tRZQ991, tRZQ992, tRZQ993, tRZQ994, tRZQ995, tRZQ996, tRZQ997, tRZQ998, tRZQ999, tRZQ1000, tRZQ1001, tRZQ1002, tRZQ1003, tRZQ1004, tRZQ1005, tRZQ1006, tRZQ1007, tRZQ1008, tRZQ1009, tRZQ1010, tRZQ1011, tRZQ1012, tRZQ1013, tRZQ1014, tRZQ1015, tRZQ1016, tRZQ1017, tRZQ1018, tRZQ1019, tRZQ1020, tRZQ1021, tRZQ1022, tRZQ1023, tRZQ1024, tRZQ1025, tRZQ1026, tRZQ1027, tRZQ1028, tRZQ1029, tRZQ1030, tRZQ1031, tRZQ1032, tRZQ1033, tRZQ1034, tRZQ1035, tRZQ1036, tRZQ1037, tRZQ1038, tRZQ1039, tRZQ1040, tRZQ1041, tRZQ1042, tRZQ1043, tRZQ1044, tRZQ1045, tRZQ1046, tRZQ1047, tRZQ1048, tRZQ1049, tRZQ1050, tRZQ1051, tRZQ1052, tRZQ1053, tRZQ1054, tRZQ1055, tRZQ1056, tRZQ1057, tRZQ1058, tRZQ1059, tRZQ1060, tRZQ1061, tRZQ1062, tRZQ1063, tRZQ1064, tRZQ1065, tRZQ1066, tRZQ1067, tRZQ1068, tRZQ1069, tRZQ1070, tRZQ1071, tRZQ1072, tRZQ1073, tRZQ1074, tRZQ1075, tRZQ1076, tRZQ1077, tRZQ1078, tRZQ1079, tRZQ1080, tRZQ1081, tRZQ1082, tRZQ1083, tRZQ1084, tRZQ1085, tRZQ1086, tRZQ1087, tRZQ1088, tRZQ1089, tRZQ1090, tRZQ1091, tRZQ1092, tRZQ1093, tRZQ1094, tRZQ1095, tRZQ1096, tRZQ1097, tRZQ1098, tRZQ1099, tRZQ1100, tRZQ1101, tRZQ1102, tRZQ1103, tRZQ1104, tRZQ1105, tRZQ1106, tRZQ1107, tRZQ1108, tRZQ1109, tRZQ1110, tRZQ1111, tRZQ1112, tRZQ1113, tRZQ1114, tRZQ1115, tRZQ1116, tRZQ1117, tRZQ1118, tRZQ1119, tRZQ1120, tRZQ1121, tRZQ1122, tRZQ1123, tRZQ1124, tRZQ1125, tRZQ1126, tRZQ1127, tRZQ1128, tRZQ1129, tRZQ1130, tRZQ1131, tRZQ1132, tRZQ1133, tRZQ1134, tRZQ1135, tRZQ1136, tRZQ1137, tRZQ1138, tRZQ1139, tRZQ1140, tRZQ1141, tRZQ1142, tRZQ1143, tRZQ1144, tRZQ1145, tRZQ1146, tRZQ1147, tRZQ1148, tRZQ1149, tRZQ1150, tRZQ1151, tRZQ1152, tRZQ1153, tRZQ1154, tRZQ1155, tRZQ1156, tRZQ1157, tRZQ1158, tRZQ1159, tRZQ1160, tRZQ1161, tRZQ1162, tRZQ1163, tRZQ1164, tRZQ1165, tRZQ1166, tRZQ1167, tRZQ1168, tRZQ1169, tRZQ1170, tRZQ1171, tRZQ1172, tRZQ1173, tRZQ1174, tRZQ1175, tRZQ1176, tRZQ1177, tRZQ1178, tRZQ1179, tRZQ1180, tRZQ1181, tRZQ1182, tRZQ1183, tRZQ1184, tRZQ1185, tRZQ1186, tRZQ1187, tRZQ1188, tRZQ1189, tRZQ1190, tRZQ1191, tRZQ1192, tRZQ1193, tRZQ1194, tRZQ1195, tRZQ1196, tRZQ1197, tRZQ1198, tRZQ1199, tRZQ1200, tRZQ1201, tRZQ1202, tRZQ1203, tRZQ1204, tRZQ1205, tRZQ1206, tRZQ1207, tRZQ1208, tRZQ1209, tRZQ1210, tRZQ1211, tRZQ1212, tRZQ1213, tRZQ1214, tRZQ1215, tRZQ1216, tRZQ1217, tRZQ1218, tRZQ1219, tRZQ1220, tRZQ1221, tRZQ1222, tRZQ1223, tRZQ1224, tRZQ1225, tRZQ1226, tRZQ1227, tRZQ1228, tRZQ1229, tRZQ1230, tRZQ1231, tRZQ1232, tRZQ1233, tRZQ1234, tRZQ1235, tRZQ1236, tRZQ1237, tRZQ1238, tRZQ1239, tRZQ1240, tRZQ1241, tRZQ1242, tRZQ1243, tRZQ1244, tRZQ1

In the **Device information** table highlighted in [Figure 2](#), update the following information:

- Manufacturer
- Memory part number
- Density per channel per chip select (Gb)
- Number of Chip Selects used
- Number of ROW Addresses
- Number of COLUMN Addresses
- Number of BANK addresses
- Bus Width
- Clock Cycle Freq (MHz)

Other parameters will be automatically calculated and filled in the table using the information above.

3. Update data bus mapping on the **BoardDataBusConfig** tab





Figure 3. i.MX8QXP RPA tool BoardDataBusConfig

Usually the physical connection of data pins between DDR device and SOC is not a direct match due to physical layout constraint. Therefore we need a mapping table to record the physical connection of DDR data pins, and put this information into DDR controller's register, so that it can make correct logic connections of DDR data pins.

In the row highlighted in [Figure 3](#), update the physical mapping of data pins between DDR device and SOC, according to their hardware schematic. Other parameters will be updated automatically according to user's input.

For example, from the example board schematic in [Figure 4](#), we can find that the DQ0_A pin on DDR devices is connected to DDR_DQ13 pin on iMX8QXP, so we type **13** in the circled cell and for others, follow the same method.



4. Copy text on the **DCD CFG file CBT** and **DDR Stress Test Script CBT** tabs to file

Click the **DCD CFG file CBT** tab in RPA tool and copy all the text into a file, naming it as **BOARD_NAME.cfg**. This file will be used later when porting SCFW.

Click the **DDR Stress Test Script CBT** tab and copy all the text into a file, naming it as **BOARD_NAME.ds**. This file will be used in the DDR stress test later.

3 SCFW porting

The System Controller Unit (SCU) provides an abstraction to many underlying features of the hardware. The software running on SCU is known as SC firmware (SCFW). SCFW provides the following features and services.

- System Initialization and Boot
- System Controller Communication
- Power Management
- Resource Management
- Pad Configuration
- Timers
- Interrupts
- Security
- Miscellaneous

Most SCFW codes are provided only in the object file format in SCFW porting kit and cannot be modified by users. But for board related settings, SCFW porting kit has provided the source code of *board.c* file, which includes board related initialization functions and customized features. This chapter focuses on how to port the *board.c* file for a new board.

3.1 Extracting SCFW code

To extract SCFW code, perform the following steps.

1. Download the SCFW 1.6.0 package, *imx-scfw-porting-kit-1.6.0.tar.gz*, from [Apps](#).
2. Unzip the file.
3. Go to the **packages** folder.
4. Extract SCFW code with the following command.

```
$chmod a+x imx-scfw-porting-kit-1.6.0.bin
$./imx-scfw-porting-kit-1.6.0.bin
```

5. After reading and accepting the license, extract the SCFW code in the **imx-scfw-porting-kit-1.6.0** folder. Besides the code, there are release documents extracted in the **imx-scfw-porting-kit-1.6.0/doc/pdf** folder, including release note, api user guide and a more detailed porting guide. For new users and developers of i.MX8/8X product, these documents are very useful. It's highly recommended to check these documents first when you have questions about SCFW.
6. Use the following command to extract SCFW code specific for i.MX8QXP.

```
$cd imx-scfw-porting-kit-1.6.0/src/
$tar zxvf scfw_export_mx8qx_b0.tar.gz
```

The code is in the path of *imx-scfw-porting-kit-1.6.0/src/scfw_export_mx8qx_b0/*.

We can set this path as **SCFW_DIR**.

3.2 Creating a new board file

Each board has its own special hardware design and may have different board operations in SCFW level. Therefore SCFW provides a board folder under *SCFW_DIR/platform/board/* for every supported board.

```
board_common.c  config.h  mx8qm_mek  mx8qx_auto  mx8qx_val  pmic.h
board_common.h  drivers  mx8qm_val  mx8qx_dxl  phantom  none
board.S         mx8dxl evk  mx8qx_6layers  mx8qx_mek  pmic.c
```

The board folder contains following components:

- `board.bom`: Includes PMIC driver info
- `board.c`: Board related operations
- `board.h`: The header file of `board.c`, including macro definitions used in `board.c`
- `Makefile`: The makefile for compiling of `board.c`
- `dcd/`: The folder of DDR configuration files, usually containing at least two scripts as below:
 - `ddr_stress_test_parser.cfg`: Used for compiling SCFW for DDR stress test.
 - `BOARD_NAME.cfg`: The `ddr` script generated in [Using RPA tools](#) and used for compiling SCFW for the normal system use.

To simplify the porting effort, users can directly copy those files from the reference board folder, `mx8qx_mek`, and make modifications according to their own specific requirement.

Since the modification is highly related to board design and the final product's use case, this document does not list detailed modifications but the following three examples that often need customization in user's own `board.c` file.

1. In the `board_system_config()` function

One major feature that the SCFW provides is resource partitioning. It partitions resources into different domains to protect system. By default, we will create a partition for the M4 core, performed in the `board_system_config()` in `board.c`.

In general, the resource partitioning of M4 follows these steps:

- a. Mark all resources as not movable.

```
/* Mark all resources as not movable */
BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_ALL, SC_R_ALL,
    SC_FALSE));
BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_ALL, SC_P_ALL,
    SC_FALSE));
```

- b. Create a new partition for M4 core.

```
/* Allocate M4_0 partition */
BRD_ERR(rm_partition_alloc(pt_boot, &pt_m4_0, SC_FALSE, SC_TRUE,
    SC_FALSE, SC_TRUE, SC_FALSE));
```

- c. Mark all resources and pad that belong to M4 subsystem as movable.

```
/* Mark all M4_0 subsystem resources as movable */
BRD_ERR(rm_set_subsys_rsrc_movable(pt_boot, SC_R_M4_0_PID0,
    SC_TRUE));
BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_ADC_IN1, SC_P_ADC_IN2,
    SC_TRUE));
```

- d. Mark resources and pad that M4 core need to use as movable.

Usually this part need modification according to board design and use case.

```
/* Move some resources not in the M4_0 subsystem */
BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_SYSTEM,
    SC_R_SYSTEM, SC_TRUE));
BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_IRQSTR_M4_0,
    SC_R_IRQSTR_M4_0, SC_TRUE));
BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_5B,
    SC_R_MU_5B, SC_TRUE));
```

```
/* Move some pads not in the M4_0 subsystem */
BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_FLEXCAN0_RX,
    SC_P_FLEXCAN2_TX, SC_TRUE));
BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_USB_SS3_TC1,
    SC_P_USB_SS3_TC1, SC_TRUE));
BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_USB_SS3_TC3,
    SC_P_USB_SS3_TC3, SC_TRUE));
BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_QSPI0A_DATA0,
    SC_P_COMP_CTL_GPIO_1V8_3V3_QSPI0B, SC_TRUE));
```

- e. Move all resources and pads that have been marked as movable to M4 partition.

```
/* Move everything flagged as movable */
BRD_ERR(rm_move_all(pt_boot, pt_boot, pt_m4_0, SC_TRUE,
    SC_TRUE));
```

- f. Assign memory region for M4 partition.

Usually the memory region in DDR need to be adjusted according to board's DRAM size.

```
/* Move M4_0 TCM */
BRD_ERR(rm_find_memreg(pt_boot, &mr_m4_0, 0x034FE0000ULL,
    0x034FE0000ULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_0, mr_m4_0));

/* Reserve DDR for M4_0 */
BRD_ERR(rm_memreg_frag(pt_boot, &mr_m4_0,
    0x088000000ULL, 0x08FFFFFFFULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_0, mr_m4_0));

/* Reserve FlexSPI for M4_0 */
BRD_ERR(rm_memreg_frag(pt_boot, &mr_m4_0, 0x08081000ULL,
    0x08180FFFULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_0, mr_m4_0));
```

- g. Grant permissions for other partitions to access M4's resources.

This part can also be customized depending on use case.


```
/* Allow all to access the SEMA42 */
BRD_ERR(rm_set_peripheral_permissions(pt_m4_0,
    SC_R_M4_0_SEMA42, SC_RM_PT_ALL, SC_RM_PERM_FULL));
```

For the detailed descriptions of the SCFW API used above, see **Chapter 16** in *sc_fw_port.pdf*.

2. In the `board_ioctl()` function

In certain use case, users may need to add their own board level function or feature implementation in SCFW. The `board_ioctl()` function in `board.c` is a good place to do so.

```
/*-----*/
/* Board IOCTL function */
/*-----*/
sc_err_t board_ioctl(sc_rm_pt_t caller_pt, sc_rsrc_t mu, uint32_t *parm1,
    uint32_t *parm2, uint32_t *parm3)
```

Use the SCFW API, `sc_misc_board_ioctl`, from Linux or M4 to get into `board_ioctl()` function in `board.c`.

16.29.2.22 `sc_misc_board_ioctl()`

```
sc_err_t sc_misc_board_ioctl (
    sc_ipc_t ipc,
    uint32_t * parm1,
    uint32_t * parm2,
    uint32_t * parm3 )
```

This function calls the board IOCTL function.

Parameters

in	ipc	IPC handle
in, out	parm1	pointer to pass parameter 1
in, out	parm2	pointer to pass parameter 2
in, out	parm3	pointer to pass parameter 3

Returns

Returns and error code (SC_ERR_NONE = success).

The `sc_misc_board_ioctl()` function is passed almost directly to the `board_ioctl()` function. Three parameters are passed and returned by pointer and an error code is returned. Users can define meaning for these three parameters, and implement their own features in the `board_ioctl()` function. This call is not associated to any resource so there is no security. The MU the API call came from is passed in and the partition number that owns that MU is also passed in. These can be used to implement some kind of security.

3. In the `board_parameter()` function

The `board_parameter()` function in `board.c`, as its name implies, is used for configuring board level parameters. It includes PCIe PLL clock source, settings for KS1 mode and spread spectrum feature for display.

Modify the return value for each parameter to choose desired configuration for their board. For example, to use external clock as PCIe PLL's source clock, set `board_parameter()` as below:

```
case BOARD_PARM_PCIE_PLL :
    rtn = BOARD_PARM_RTN_EXTERNAL;
    break;
```

To use internal clock as PCIe PLL's source clock, set `board_parameter()` as below:

```
case BOARD_PARM_PCIE_PLL :
    rtn = BOARD_PARM_RTN_INTERNAL;
    break;
```

For all available parameter settings, see **Chapter 4.4.1 Board Parameters** in *sc_fw_port.pdf*, or the header file in *SCFW_DIR/platform/main/board.h*.

3.3 Compiling SCFW

To compile SCFW, perform the following steps:

1. Set building environment

SCFW builds are compiled with a cross compiler in Linux environment. The toolchain for compiling should be obtained from [GNU Arm Embedded Toolchain Downloads](#). The version used is the GNU Arm Embedded Toolchain: 8-2018-q4-major December 20, 2018. Please download the toolchain source and follow instructions to install the toolchain on the host Linux machine.

After the installation, the environment variable, `TOOLS`, needs to be set to the directory containing the compiler directory. For example, if using the GCC 4.9 cross-compile tools chain and installing to */home/example/gcc-arm-none-eabi-8-2018-q4-major*, set **TOOLS** to */home/example*. Building also requires `srec_cat`, usually found in the Linux `srecord` package. Optionally the `cppcheck` package is also useful.

If using bash, then set the `TOOLS` environment variable as follows:

```
$export TOOLS=<your path to dir holding the toolchain>
```

2. Compile the code

The SC firmware can be fully compiled using the Makefile. The command format is:

```
Usage: make TARGET OPTIONS
```

SCFW targets are based on the die, not the part number. Some parts are phantoms of other die (for example QP is a phantom of QM) created by fusing options. Phantoms are supported at run-time by the SCFW reading the fuses and adapting. There are three primary die targets:

- qm : i.MX8QM die
- qx : i.MX8QX die
- dxl : i.MX8DXL die

They generate the image (*scfw_tcm.bin*) in their respective build directory.

[Table 1](#) lists options that can be specified on the *make* command line.

Table 1. Options on make command line

Option	Action
V=0	quiet output (default)
V=1	verbose output
D=0	configure for no debug
D=1	configure for debug (default)
DL=<level>	configure debug level (0-5)

Table continues on the next page...

Table 1. Options on make command line (continued)

Option	Action
M=0	no debug monitor (default)
M=1	include debug monitor
B=<board>	configure board (default=val)
U=<uart>	configure debug UART (default=0)
DDR_CON=<file>	specify DDR config file w/o extension
R=<srev>	silicon revision
T=<test>	run tests rather than boot next core

This application note uses an i.MX8QXP board for automotive as an example board, so the board folder name is **mx8qx_auto** and DDR script name is **mx8qxp_auto_samsung3GB_1.2GHz_v14.cfg**. The compile command is:

```
$make qx R=b0 B=auto M=1 U=2 DDR_CON=mx8qxp_auto_samsung3GB_1.2GHz_v14
```

NOTE

For MX8QX, the R=b0 applies to both B0 and C0 silicon revisions. In other words, even if you are building for and using C0 silicon, you will still need to use R=b0.

If the compilation is successful, the SCFW binary can be found in the path of *SCFW_DIR/build_mx8qx_b0/scfw_tcm.bin*.

NOTE

For DDR stress test in [Running a DDR stress test](#), an SCFW with special DDR script `ddr_stress_test_parser.cfg` is needed. Therefore, besides the standard SCFW, users also need to compile a special SCFW for DDR stress test with following command:

```
$make qx R=b0 B=auto DDR_CON=ddr_stress_test_parser
```

4 Running a DDR stress test

MX8 DDR stress test is a software application to verify DDR interface on i.MX8 series boards. It is a program running on the PC side which downloads a test image to the i.MX series processor's internal RAM through a USB connection. Because it needs to access Windows Registry, user must run it in administrator mode. The test image running on the target board executes the DDR stress test. The result is sent to the PC via the A-core UART and is displayed in the log window. There is also an option to save the output to a log file.

MX8 DDR Stress Test can help verify DDR stability on the board in a non-OS environment.

To run the DDR Stress Test Tool, perform the following steps:

1. Download the DDR stress test tool from [i.MX 8/8X Family DDR Tools Release](#).

After being downloaded and installed, the tool can be found in the *mx8_ddr_stress_test_ER14* folder under the install path.

For more details about DDR stress test tool, see *MX8_DDR_Tool_User_Guide.pdf*.




Figure 5. MX8 DDR Stress Test Tool user interface

2. Prepare the following two files:

- The DDR script for DDR stress test

This file is generated in [Step 4](#). In this case, the DDR script's name is **imx8qxp_auto_board.ds** and the file can be put in the **mx8_ddr_stress_test_ER14\script\mx8qx\imx8qxp_auto_board.ds** folder.

- The special SCFW

This file is generated in [Compiling SCFW](#), with DDR script, **ddr_stress_test_parser.cfg**. Rename the SCFW binary file from **scfw_tcm.bin** to **mx8qxb0_scfw_download.bin** and replace the file in the tool folder, **mx8_ddr_stress_test_ER14\bin\mx8qxb0_scfw_download.bin**.

NOTE

For MX8QX, this name applies to both **B0** and **C0** silicon revisions. In other words, even if you are building for and using C0 silicon, you will still need to re-name the **scfw_tcm.bin** as **mx8qxb0_scfw_download.bin**.

3. Connect the target board to PC host.

- Configure the i.MX target board to boot in Serial Download mode/Manufacture mode and power up the board.
- Connect a UART cable from the host computer to the MX8 debug UART. Please note that for Win10, may require manually installing COM port driver (FTDI, SiLabs,...)
- Connect a USB cable from the host computer to the USB OTG port on the MX8 target board. A **HID-compliant device** or **USB Input Device** will be shown in the Device Manager. Please note that for the MX8 USB OTG connection, the USB cable must be connected directly to the Host PC USB port and not through a USB HUB.

4. Launch the **MX8_DDR_Tester.exe** in the tool folder.

NOTE

For Win10, right click on *MX8_DDR_Tester.exe* and select **Run as administrator** to view and select the available COM ports.

5. Press the **Search** button in the **Debug UART** area, choose the correct UART port connected to the MX8 Cortex A-Core Debug UART and press the **Connect** button.

NOTE

To view and select the available COM port, run the DDR stress test in administrator mode.

6. Load DDR initialization script and choose correct downloading options.


In this example, we choose the script in the path of *mx8_ddr_stress_test_ER14\script\mx8qx\imx8qxp_auto_board.ds*.

7. Press the **Download** button and wait for target board to be ready.

If the target board boots successfully, DDR initialization information is present on the tool's console.

8. Press the **Stress Test** button, with all default settings: default DDR frequency, cache enabled, one loop DDR stress test, stop when encounter error.

If the board passes the DDR stress test successfully, the **Success: DDR Stress test completed!!!** log is shown as below:



```

-----
t0.1: data is addr test
....
t0.2: row hop read test
...
t1: memcpy SSN armv8_x32 test
....
t2: byte-wise SSN armv8_x32 test
..
t3: memcpy pseudo random pattern test
.....
t4: IRAM_to_DDRv1 test
...
t5: IRAM_to_DDRv2 test

Success: DDR Stress test completed!!!
  
```

9. Select **Over Night Test**, press the **Stress Test** button again, and the infinite loop of DDR stress test starts. Usually in order to increase the confidence on the DDR stability, the board need to pass DDR stress test for more than 12 hours and may need to repeat the same test in high/low temperature.

5 ATF porting

Arm Trusted Firmware is a reference implementation of secure world software for **Arm A-Profile architectures** (Armv8-A and Armv7-A), including an Exception Level 3 (EL3) Secure Monitor. It provides a suitable starting point for production of secure world boot and runtime firmware, in either the AArch32 or AArch64 execution states.

ATF implements Arm interface standards, including:

- Power State Coordination Interface (PSCI)
- Trusted Board Boot Requirements CLIENT (TBBR-CLIENT)
- SMC Calling Convention
- System Control and Management Interface (SCMI)
- Software Delegated Exception Interface (SDEI)

The code is designed to be portable and reusable across hardware platforms and software models that are based on the Armv8-A and Armv7-A architectures. Users are encouraged to do their own security validation, including penetration testing, on any secure world code derived from ATF.

For i.MX8 chips, ATF is required for all i.MX8 boards. Usually two parts might need customization when porting for a new board: power management and resource partitioning.

5.1 Power management

As mentioned above, ATF provides PSCI for Linux system to call as power management mechanism. Each SOC platform can have its own platform specific PSCI implementation. The below takes the PSCI implementation of i.MX8QXP as an example.

After following [Linux BSP releases](#) to download ATF source code to the **arm-trusted-firmware** folder, the PSCI implementation code of i.MX8QXP is in `arm-trusted-firmware/plat/imx/imx8qx/imx8qx_psci.c`.

As shown below, all PSCI operations specific to iMX8QXP platform is defined in the `imx_plat_psci_ops` structure and mapped to each implementation function.

```
static const plat_psci_ops_t imx_plat_psci_ops = {
    .pwr_domain_on = imx_pwr_domain_on,
    .pwr_domain_on_finish = imx_pwr_domain_on_finish,
    .validate_ns_entrypoint = imx_validate_ns_entrypoint,
    .system_off = imx_system_off,
    .system_reset = imx_system_reset,
    .system_reset2 = imx_system_reset2,
    .pwr_domain_off = imx_pwr_domain_off,
    .pwr_domain_suspend = imx_domain_suspend,
    .pwr_domain_suspend_finish = imx_domain_suspend_finish,
    .get_sys_suspend_power_state = imx_get_sys_suspend_power_state,
    .validate_power_state = imx_validate_power_state,
    .pwr_domain_pwr_down_wfi = imx_pwr_domain_pwr_down_wfi,
};
```

Most functions are implemented in this file and most operations are calling SCFW API to do the power related operations, since all subsystem's power domain is controlled by SCU in i.MX8 architecture. If users have specific requirement for a certain power mode, they can modify the implementation function here.

For some other i.MX8 common functions like `system_off` and `system_reset`, the implementation function can be found in `arm-trusted-firmware/plat/imx/common/imx8_psci.c`.

```

void __dead2 imx_system_off(void)
{
    sc_pm_set_sys_power_mode(ipc_handle, SC_PM_PW_MODE_OFF);
    wfi();
    ERROR("power off failed.\n");
    panic();
}

void __dead2 imx_system_reset(void)
{
    sc_pm_reboot(ipc_handle, SC_PM_RESET_TYPE_COLD);
    wfi();
    ERROR("system reset failed.\n");
    panic();
}

```

One possible modification that users may need is in the `imx_system_reset` function. By default, the `imx_system_reset` function will call `sc_pm_reboot` SCFW API to do partition reboot, which means only A core's partition will be rebooted and M4's partition will not be affected.

13.4.3.24 `sc_pm_reboot()`

```

void sc_pm_reboot (
    sc_ipc_t ipc,
    sc_pm_reset_type_t type )

```

This function is used to reboot the caller's partition.

But in some use cases, user may need the whole board to be reset when Linux system is reset. In such situation, use `sc_pm_reset` SCFW API instead of `sc_pm_reboot` in the `imx_system_reset` function. However, please note that only the owner of the `SC_R_SYSTEM` resource or a partition with access permissions to `SC_R_SYSTEM` can call `sc_pm_reset` to reset the whole board.

13.4.3.19 `sc_pm_reset()`

```

sc_err_t sc_pm_reset (
    sc_ipc_t ipc,
    sc_pm_reset_type_t type )

```

This function is used to reset the system.

5.2 Resource partitioning

For i.MX8 chips, besides power management, another important role of ATF is to create resource partitions for non-secure world of A cores. Take i.MX8QXP as an example, this work is done in `arm-trusted-firmware/plat/imx/imx8qx/imx8qx_bl31_setup.c`, in the `imx8_partition_resources` function.

The process of creating and assigning resources to non-secure world partitions in ATF is similar to the process for M4 in [Creating a new board file](#). In general, performs the following steps:

1. Create a new partition for non-secure world and set the parent as ATF partition.

```
err = sc_rm_partition_alloc(ipc_handle, &os_part, false, false,
                           false, false, false);
if (err)
    ERROR("sc_rm_partition_alloc failed: %u\n", err);

err = sc_rm_set_parent(ipc_handle, os_part, secure_part);
if (err)
    ERROR("sc_rm_set_parent: %u\n", err);
```

2. Mark all resources that need to be kept in ATF partition as non-movable.

```
/* set secure resources to NOT-movable */
for (i = 0; i < (ARRAY_SIZE(secure_rsrcs)); i++) {
    err = sc_rm_set_resource_movable(ipc_handle,
                                     secure_rsrcs[i], secure_rsrcs[i], false);
    if (err)
        ERROR("sc_rm_set_resource_movable: rsrc %u, ret %u\n",
              secure_rsrcs[i], err);
}
```

The `secure_rsrcs[]` array is defined in `arm-trusted-firmware/plat/imx/imx8qx/include/sec_rsrc.h` and contains resources that are going to stay in ATF partition. It can be modified if users have specific requirement.

3. Allocate memory region for non-secure world. Depending on whether there is OP-TEE or Trusty implemented, the memory region will change accordingly.

NOTE

If OP-TEE is implemented, the memory region `0xFE000000 - 0xFFFFFFFF` is used by OP-TEE by default, in case that the DRMA size is equal to or greater than 2 GB. This is set in `arm-trusted-firmware/plat/imx/imx8qx/platform.mk` with `BL32_BASE` and `BL32_SIZE`. But if the new board's DRAM size is less than 2 GB, then `BL32_BASE` need to be modified to **highest memory address - `BL32_SIZE`**. For example, if DRAM size is 1 GB, `BL32_BASE` is `0xBE000000`.

4. Move all movable resources and pins to non-secure world partition

```
/* move all movable resources and pins to non-secure partition */
err = sc_rm_move_all(ipc_handle, secure_part, os_part, true, true);
if (err)
    ERROR("sc_rm_move_all: %u\n", err);
```

5. Grant access of certain sources to non-secure world partition

```
/* iterate through peripherals to give NS OS part access */
for (i = 0; i < ARRAY_SIZE(ns_access_allowed); i++) {
    err = sc_rm_set_peripheral_permissions(ipc_handle,
                                           ns_access_allowed[i], os_part, SC_RM_PERM_FULL);
    if (err)
        ERROR("sc_rm_set_peripheral_permissions: rsrc %u, \
              ret %u\n", ns_access_allowed[i], err);
}
```

5.3 Compiling ATF

To compile ATF, perform the following steps:

1. Set building environment

The toolchain used to compile ATF is same cross-compile toolchain used for compiling U-Boot and Linux kernel in the later Chapter. For how to generate and install the toolchain, see **Chapter 4.5.12 How to build U-Boot and Kernel in standalone environment** in *i.MX Linux® User's Guide* (document [IMXLUG](#)).

https://www.nxp.com/webapp/Download?colCode=L5.4.47_2.2.0_LINUX_DOCS

2. Compile the code

- Use the following command to compile ATF if OP-TEE is not implemented.

```
$ make PLAT=imx8qx bl31
```

- Use the following command to compile ATF if OP-TEE is implemented.

```
$ make PLAT=imx8qx SPD=opteed bl31
```

If the compilation is successful, the binary file will be located in *arm-trusted-firmware/build/imx8qx/release/bl31.bin*.

3. Enable debug print

By default, the debug print is not enabled in ATF. To enable debug print, users need to change **DEBUG_CONSOLE** and **DEBUG_CONSOLE_A35** to be defined as **1** in *arm-trusted-firmware/plat/imx/imx8qx/include/platform_def.h*.

Compile ATF with the following command.

```
$ make DEBUG=1 PLAT=imx8qx SPD=opteed bl31
```

The binary file will be located in *arm-trusted-firmware/build/imx8qx/debug/bl31.bin*.

6 U-Boot porting

The Universal Boot Loader, often shortened as U-Boot, is an open-source, primary boot loader used in embedded devices to package the instructions to boot the device's operating system kernel.

U-Boot is both a first-stage and second-stage bootloader. It is loaded by the system's ROM or BIOS from a supported boot device, such as an SD card, SATA drive, NOR flash (e.g. using SPI or I²C), or NAND flash. If there are size constraints, U-Boot splits into stages:

- The platform loads a small SPL (Secondary Program Loader), which is a stripped-down version of U-Boot
- The SPL initializes hardware configuration and loads the larger, fully featured version of U-Boot.

Regardless of whether the SPL is used, U-Boot performs both first-stage (e.g., configuring memory controllers and SDRAM) and second-stage booting (performing multiple steps to load a modern operating system from a variety of devices that must be configured, presenting a menu for users to interact with and control the boot process, etc.).

i.MX8 chips support both SPL or non-SPL U-Boot. In Linux BSP L5.4.47_2.2.0 and later release, the SPL is enabled as default.

6.1 Creating files for a new board

After following steps in [Linux BSP releases](#), download the U-Boot source code to the *uboot-imx* folder.

To port U-Boot for a new board, create files listed in [Table 2](#) for the new board. To save the porting effort, users can copy files from those for MEK reference board and make modifications according to their own specific requirement.

In the following context, use **imx8qxp_auto** as the board name for files created for our new board. Users can modify the file name for their own board.

Table 2. Files needed for a new board in U-Boot

File location	Description
configs/imx8qxp_auto_defconfig	The defconfig file for auto board
board/freescale/imx8qxp_auto/	The board folder for auto board
board/freescale/imx8qxp_auto/Kconfig	The Kconfig file for auto board
board/freescale/imx8qxp_auto/Makefile	The makefile for C files in auto board folder
board/freescale/imx8qxp_auto/imx8qxp_auto.c	The board file that implement board related initialization functions, like board_init()
board/freescale/imx8qxp_auto/imximage.cfg	The file used for configuring imx8 boot image
board/freescale/imx8qxp_auto/spl.c	The file for board related implementation for SPL boot
board/freescale/imx8qxp_auto/uboot-container.cfg	The file to create a container image that could be loaded by SPL
include/configs/imx8qxp_auto.h	The header file for auto board
arch/arm/mach-imx/ imx8/snvs_security_sc_conf_8qxp_auto.h	The header file of snvs security configuration of auto board
arch/arm/dts/fsl-imx8qxp-auto.dts	The device tree file for auto board
arch/arm/dts/fsl-imx8qxp-auto-u-boot.dtsi	The device tree include file used for generating dts for SPL, please check doc/README.SPL for more details

6.2 Modifying files for a new board

To modify files for a new board, perform the following steps:

1. Modify a few existing files to include new board in U-Boot.
 - a. In *arch/arm/mach-imx/imx8/Kconfig*, add **TARGET_IMX8QXP_AUTO** and auto board's Kconfig file.


```
diff --git a/arch/arm/mach-imx/imx8/Kconfig b/arch/arm/mach-imx/imx8/Kconfig
index 52387462c0..45529b2796 100644
--- a/arch/arm/mach-imx/imx8/Kconfig
+++ b/arch/arm/mach-imx/imx8/Kconfig
@@ -138,6 +138,11 @@ config TARGET_IMX8QXP_MEK
     select BOARD_LATE_INIT
     select IMX8QXP

+config TARGET_IMX8QXP_AUTO
+    bool "Support i.MX8QXP AUTO board"
+    select BOARD_LATE_INIT
+    select IMX8QXP
+
     config TARGET_IMX8QXP_LPDDR4_VAL
         bool "Support i.MX8QXP lpddr4 validation board"
         select BOARD_LATE_INIT
@@ -178,6 +183,7 @@ endchoice

     source "board/freescale/imx8qm_mek/Kconfig"
     source "board/freescale/imx8qxp_mek/Kconfig"
+source "board/freescale/imx8qxp_auto/Kconfig"
     source "board/freescale/imx8qm_val/Kconfig"
     source "board/freescale/imx8qxp_val/Kconfig"
     source "board/freescale/imx8dxl_phantom_mek/Kconfig"
```

- b. In *arch/arm/dts/Makefile*, add *dtb* file for auto board.

```
diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 81ac2569c6..ef3d285352 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -769,6 +769,7 @@ dtb-$(CONFIG_ARCH_IMX8) += \
     fsl-imx8qxp-ai_ml.dtb \
     fsl-imx8qxp-colibri.dtb \
     fsl-imx8qxp-mek.dtb \
+    fsl-imx8qxp-auto.dtb \
     fsl-imx8qxp-lpddr4-val.dtb \
     fsl-imx8qxp-lpddr4-val-gpmi-nand.dtb \
     fsl-imx8qxp-17x17-val.dtb \
```

- c. In *arch/arm/mach-imx/imx8/snvs_security_sc_conf_board.h*, add *include* for auto board's snvs security config header file.

```
diff --git a/arch/arm/mach-imx/imx8/snvs_security_sc_conf_board.h b/arch/arm/mach-imx/imx8/snvs_security_sc_conf_board.h
index 250952b7df..1c8bcb0980 100644
--- a/arch/arm/mach-imx/imx8/snvs_security_sc_conf_board.h
+++ b/arch/arm/mach-imx/imx8/snvs_security_sc_conf_board.h
@@ -10,6 +10,8 @@
@@ -10,6 +10,8 @@
     #include "snvs_security_sc_conf_8qm_mek.h"
     #elif CONFIG_TARGET_IMX8QXP_MEK
     #include "snvs_security_sc_conf_8qxp_mek.h"
+    #elif CONFIG_TARGET_IMX8QXP_AUTO
+    #include "snvs_security_sc_conf_8qxp_auto.h"
     #elif CONFIG_TARGET_IMX8DXL_EVK
     #include "snvs_security_sc_conf_8dxl_evk.h"
     #else
```

2. Make necessary modifications in those created files. In some files, the modification effort is minor, such as changing board names and file path. This document will not show all detail modifications but focus on aspects that users usually need more attention and consideration for their own board implementation.

- a. In *configs/imx8qxp_auto_defconfig*:

The *defconfig* file is an important configuration file during compilation, which defines modules that are required by the board.

Taking our auto as example, comparing to MEK board's defconfig file, make the following changes in auto board's defconfig.

```
-CONFIG_IMX_CONTAINER_CFG="board/freescale/imx8qxp_mek/uboot-container.cfg"
-CONFIG_TARGET_IMX8QXP_MEK=y
-CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/imx8qxp_mek/imximage.cfg"
-CONFIG_DEFAULT_DEVICE_TREE="fsl-imx8qxp-mek"
+CONFIG_IMX_CONTAINER_CFG="board/freescale/imx8qxp_auto/uboot-container.cfg"
+CONFIG_TARGET_IMX8QXP_AUTO=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/imx8qxp_auto/imximage.cfg"
+CONFIG_DEFAULT_DEVICE_TREE="fsl-imx8qxp-auto"
```

Besides these changes, there are also changes related to board design or requirement.

For example, on our auto board, the USB 3.0 port is only used as Host mode. Remove its support for Gadget mode in *defconfig* as below:

```
-CONFIG_USB_CDNS3_GADGET=y
+#CONFIG_USB_CDNS3_GADGET=y
```

NOTE

By default, the u-boot will reserve 128 MB memory region for M4 program to use, from 0x88000000 to 0x90000000. This is defined by **CONFIG_BOOTAUX_RESERVED_MEM_BASE** and **CONFIG_BOOTAUX_RESERVED_MEM_SIZE** in *defconfig*. To change the size of memory region for M4 program to use, modify this CONFIG and the memory region assignment in [Creating a new board file](#).

For features and drivers to enable on their new board, add related CONFIG to the board's *defconfig* file.

b. In *board/freescale/imx8qxp_auto/imx8qxp_auto.c*.

This file contains board-related initialization functions like `board_init()`. Users can implement their own board specific initialization function here or modify existing initialization function for various modules.

For example, if users have GPIO pins to be set during initialization, add these GPIO pins in `board_gpio_init()` function. Then users need to use `dm_gpio_lookup_name()` to find the target GPIO, use `dm_gpio_request()` to request the GPIO, use `dm_gpio_set_dir_flags()` to set GPIO pin's direction and flags, and finally use `dm_gpio_set_value()` to set the output value of target GPIO.

```
static void board_gpio_init(void)
{
    struct gpio_desc desc;
    int ret;

    ret = dm_gpio_lookup_name("gpio@1a_3", &desc);
    if (ret)
        return;

    ret = dm_gpio_request(&desc, "bb_per_rst_b");
    if (ret)
        return;

    dm_gpio_set_dir_flags(&desc, GPIOD_IS_OUT);
    dm_gpio_set_value(&desc, 0);
    udelay(50);
    dm_gpio_set_value(&desc, 1);
}
```

c. In *include/configs/imx8qxp_auto.h*.

This header file of board contains many board-related macro definitions. Two most common parts to be modified are DRAM size and ENV settings.

The DRAM size is defined by:

```
#define PHYS_SDRAM_1          0x80000000
#define PHYS_SDRAM_2          0x880000000
#define PHYS_SDRAM_1_SIZE     0x80000000 /* 2 GB */
#define PHYS_SDRAM_2_SIZE     0x40000000 /* 1 GB */
```

The **PHYS_SDRAM_1** defines lower base address of DRAM, and **PHYS_SDRAM_2** defines higher base address. The total DRAM size is **PHYS_SDRAM_1_SIZE + PHYS_SDRAM_2_SIZE**.

If the DRAM size is less than 2 GB, then **PHYS_SDRAM_2_SIZE** is 0.

Users need to modify the define value of **PHYS_SDRAM_1_SIZE** and **PHYS_SDRAM_2_SIZE** according to the DDR device on their board.

As for ENV settings, there are many ENV settings already been defined in the header file. Users can add new ENV settings in **CONFIG_EXTRA_ENV_SETTINGS**, and modify existing ENV settings, such as, `fdt_file` and `mmcargs` depending on their own requirement.

The ENV settings can also be changed dynamically in U-Boot console with `setenv` and `saveenv` command.

d. In *arch/arm/dts/fsl-imx8qxp-auto.dts*:

The device tree architecture is first introduced in Linux kernel and implemented in U-Boot. The `dts` file is a data structure describing the hardware components of the board so that the system can use and manage those components.

Users can add or delete device node according to their board design to modify some device node's parameters, such as, clock frequency and control pins.

For SPL, there is also a device tree. To reduce the size of SPL, keep only the nodes with pre-relocation properties ('u-boot,dm-pre-reloc', 'u-boot,dm-spl') in their device trees. Users can check *arch/arm/dts/fsl-imx8qxp-mek-u-boot.dtsi* as an example.

6.3 Compiling U-Boot

1. Set building environment

The toolchain used to compile U-Boot is same cross-compile toolchain in [Compiling ATF](#). For how to generate and install the toolchain, see **Chapter 4.5.12 How to build U-Boot and Kernel in standalone environment** in *i.MX Linux® User's Guide* (document [IMXLUG](#)).

https://www.nxp.com/webapp/Download?colCode=L5.4.47_2.2.0_LINUX_DOCS

2. Compile the code

To build the U-Boot for the target board, perform the following steps:

- a. Use the following command to generate configuration file for the board. The *imx8qxp_auto* board is used as an example.

```
$ make imx8qxp_auto_defconfig
```

- b. Use the following command to generate U-Boot for the target board. The SPL image is generated if **CONFIG_SPL** is selected in the configuration file.

```
$ make -j8
```

The U-Boot image is put in *uboot-imx/u-boot.bin* and SPL image is locate in *uboot-imx/spl/u-boot-spl.bin*.

7 Building flash.bin image

For i.MX8 chips, the `flash.bin` image, which is actually the boot image container set, can include SCFW, SECO FW, M4 image, ATF image, U-Boot image, and SPL image. ROM code reads the `flash.bin` image from the boot device and loads it to different memory address according to settings.

To simplify the process of generating flash.bin image, use the `imx-mkimage` tool to combine the the images above to produce the final `flash.bin` boot image and burn to the boot device.

7.1 Copying images to mkimage

After following steps in [Linux BSP releases](#), download the `imx-mkimage` source code in the `imx-mkimage` folder. The content includes folders for all supported iMX8 chips.

```
COPYING  iMX8DXL  iMX8QM  iMX8ULP  mkimage_imx8  scripts
iMX8dv   iMX8M   iMX8QX  Makefile  README     src
```

To generate the `flash.bin` image, copy all required images into the target chip's folder. Taking our `imx8qxp` auto board as an example, follow the steps as below.

1. Copy SCFW `scfw_tcm.bin` generated in [Compiling SCFW](#) to the `imx-mkimage/iMX8QX/` folder.
2. Copy SECO FW `mx8qxc0-ahab-container.img` to the `imx-mkimage/iMX8QX/` folder. Use the following command to download the image:

```
$wget https://www.nxp.com/lgfiles/NMG/MAD/YOCTO/imx-seco-3.7.1.bin
$chmod a+x imx-seco-3.7.1.bin
$cd imx-seco-3.7.1/firmware/seco/
```

NOTE

For each BSP release, there is an SECO FW version coupled with the release. For how to get the correct SECO FW version, see *i.MX Linux® Release Notes* (document [IMXLXRN](#)).

3. Copy ATF image `bl31.bin` generated in [Compiling ATF](#) to the `imx-mkimage/iMX8QX/` folder.
4. Copy U-Boot image `u-boot.bin` and SPL image `u-boot-spl.bin` generated in [Compiling U-Boot](#) to the `imx-mkimage/iMX8QX/` folder.
5. Copy M4 image to the `imx-mkimage/iMX8QX/` folder, if there is M4 program, and name it as `m4_image.bin`. For how to compile M4 images, see [MCUXpresso SDK Builder](#).

7.2 Checking makefile

The makefile for flash.bin image is in `imx-mkimage/iMX8QX/soc.mak`. By default, many targets have been defined for common use case. User can either use these targets to build their flash.bin image directly if the target meets their requirement or modify the options in these targets or even create a new target for their specific need. The below are some examples.

- flash:

```
flash: $(MKIMG) $(AHAB_IMG) scfw_tcm.bin u-boot-atf.bin
      ./$(MKIMG) -soc QX -rev B0 -append $(AHAB_IMG) -c -scfw scfw_tcm.bin -ap
      u-boot-atf.bin a35 0x80000000 -out flash.bin
```

The `flash` target includes SCFW, SECO FW, ATF and U-Boot image. The `u-boot-atf.bin` is generated by ATF image `bl31.bin` combined with `u-boot.bin` image.

```

u-boot-hash.bin: u-boot.bin
    ./$(MKIMG) -commit > head.hash
    @cat u-boot.bin head.hash > u-boot-hash.bin

u-boot-atf.bin: u-boot-hash.bin bl31.bin
    @cp bl31.bin u-boot-atf.bin
    @dd if=u-boot-hash.bin of=u-boot-atf.bin bs=1K seek=128

```

Since the **flash** target doesn't include SPL image, the **A** core booting address is 0x80000000, as shown above.

- flash_regression_linux_m4:

```

flash_regression_linux_m4: $(MKIMG) $(AHAB_IMG) scfw_tcm.bin u-boot-atf.bin m4_image.
bin
    ./$(MKIMG) -soc QX -rev B0 -append $(AHAB_IMG) -c -flags 0x00200000 -scfw scf
w_tcm.bin -ap u-boot-atf.bin a35 0x80000000 -p3 -m4 m4_image.bin 0 0x34FE0000 -out fl
ash.bin

```

The **flash_regression_linux_m4** target adds M4 image comparing to the **flash** target. The following two parts need to be noticed for this target.

- The **-flags 0x00200000** option

This is the boot flags that will be passed to SCFW during boot. The definition of the flags can be found in *sc_fw_port.pdf*.

Table 3. Flag definition

Flag	Bit	Meaning
SC_BD_FLAGS_NOT_SECURE	16	Initial boot partition is not secure
SC_BD_FLAGS_NOT_ISOLATED	17	Initial boot partition is not isolated
SC_BD_FLAGS_RESTRICTED	18	Initial boot partition is restricted
SC_BD_FLAGS_GRANT	19	Initial boot partition grants access to the SCFW
SC_BD_FLAGS_NOT_COHERENT	20	Initial boot partition is not coherent
SC_BD_FLAGS_ALT_CONFIG	21	Alternate SCFW config (passed to board.c)
SC_BD_FLAGS_EARLY_CPU_START	22	Start some CPUs early
SC_BD_FLAGS_DDRTEST	23	Config for DDR stress test
SC_BD_FLAGS_NO_AP	24	Don't boot AP even if requested by ROM

As shown in Table 3, **-flags 0x00200000** means **SC_BD_FLAGS_ALT_CONFIG** is set. This flag is used in the *board_system_config()* function in *board.c*. SCU creates partition and assigns resources for M4 only when this flag is set.

- The booting address of M4 core

Based on user's requirement, M4 core can boot from internal memory TCM, external memory DRAM or external device like NOR Flash. When compiling the M4 image with M4 SDK, there are specific link files for each method. Users need to choose the correct link files according to the boot method they have chosen and align the booting address here with the address defined in the link files.

- For the **flash_regression_linux_m4** target, assume that the boot method is booting from TCM. Therefore, the booting address is 0x34FE0000.

- For targets ending with **m4_ddr**, assume that the boot method is booting from DDR and the booting address is 0x88000000.
- For targets ending with **m4_xip**, assume the boot method is booting from QSPI NOR Flash and the booting address is 0x08081000, as shown below.

```
flash_regression_linux_m4_ddr: $(MKIMG) $(AHAB_IMG) scfw_tcm.bin u-boot-atf.bin m4_image.bin
    ./$(MKIMG) -soc QX -rev B0 -append $(AHAB_IMG) -c -flags 0x00200000 -scfw scfw_tcm.bin -ap u-boot-atf.bin a35 0x80000000 -p3 -m4 m4_image.bin 0 0x88000000 -out flash.bin

flash_regression_linux_m4_xip : $(MKIMG) $(AHAB_IMG) scfw_tcm.bin u-boot-atf.bin m4_image.bin $(QSPI_HEADER)
    ./$(MKIMG) -soc QX -rev B0 -dev flexspi -append $(AHAB_IMG) -c -flags 0x00200000 -scfw scfw_tcm.bin -fileoff 0x80000 -p3 -m4 m4_image.bin 0 0x08081000 -fileoff 0x180000 -ap u-boot-atf.bin a35 0x80000000 -out flash.bin
    ./$(QSPI_PACKER) $(QSPI_HEADER)
```

- flash_linux_m4:

```
flash_linux_m4: $(MKIMG) $(AHAB_IMG) scfw_tcm.bin u-boot-atf-container.img m4_image.bin u-boot-spl.bin
    ./$(MKIMG) -soc QX -rev B0 -dcd skip -append $(AHAB_IMG) -c -flags 0x00200000 -scfw scfw_tcm.bin -ap u-boot-spl.bin a35 0x00100000 -p3 -m4 m4_image.bin 0 0x34FE0000 -out flash.bin
    cp flash.bin boot-spl-container.img
    @flashbin_size=`wc -c flash.bin | awk '{print $1}'`; \
        pad_cnt=$((flashbin_size + 0x400 - 1) / 0x400); \
        echo "append u-boot-atf-container.img at $$pad_cnt KB"; \
        dd if=u-boot-atf-container.img of=flash.bin bs=1K seek=$$pad_cnt;
```

The difference between **flash_linux_m4** and **flash_regression_linux_m4** is that SPL image is added. For SPL boot, the ROM code only loads SPL image to OCRAM and after SPL image boots from OCRAM, it will try to read remain image (i.e. u-boot-atf-container.img) from boot device and load to DDR. The following three parts need to be noticed for this target.

- The **u-boot-atf-container.img** image

This image is generated from ATF image bl31.bin and U-Boot image u-boot-hash.bin as below. It will also include TEE image tee.bin if it exists in the folder.

```
u-boot-atf-container.img: bl31.bin u-boot-hash.bin
    if [ -f tee.bin ]; then \
        if [ $(shell echo $(ROLLBACK_INDEX_IN_CONTAINER)) ]; then \
            ./$(MKIMG) -soc QX -sw_version $(ROLLBACK_INDEX_IN_CONTAINER) -rev B0 -c -ap bl31.bin a35 0x80000000 -ap u-boot-hash.bin a35 0x80020000 -ap tee.bin a35 $(TEE_LOAD_ADDR) -out u-boot-atf-container.img; \
        else \
            ./$(MKIMG) -soc QX -rev B0 -c -ap bl31.bin a35 0x80000000 -ap u-boot-hash.bin a35 0x80020000 -ap tee.bin a35 $(TEE_LOAD_ADDR) -out u-boot-atf-container.img; \
        fi; \
    else \
        ./$(MKIMG) -soc QX -rev B0 -c -ap bl31.bin a35 0x80000000 -ap u-boot-hash.bin a35 0x80020000 -out u-boot-atf-container.img; \
    fi
```

- The **-dcd skip** option

In non-SPL boot method, the ROM code loads A core booting image from boot device to DRAM, so the ROM code need to initialize DDR before loading. But in SPL boot method, the ROM code only need to load SPL image into OCRAM, thus the DDR initialization can be skipped in ROM code and be done later in SCFW. The **-dcd skip** option sets a flag in image container, so when ROM code read the image container, it will know how it configures.

NOTE

If the M4 needs to boot from DDR, ROM code still needs to load M4 image into DRAM. In such cases, the **-dcd skip** is not applicable, as shown below in the **flash_linux_m4_ddr** target.

```
flash_linux_m4_ddr: $(MKIMG) $(AHAB_IMG) scfw_tcm.bin u-boot-atf-container.img m4_image.bin u-boot-spl.bin
    ./$(MKIMG) -soc QX -rev B0 -append $(AHAB_IMG) -c -flags 0x00200000 -scfw scfw_tcm.bin -ap u-boot-spl.bin a35 0x00100000 -p3 -m4 m4_image.bin 0 0x88000000 -out flash.bin
    cp flash.bin boot-spl-container.img
    @flashbin_size=$(wc -c flash.bin | awk '{print $1}'); \
    pad_cnt=$((flashbin_size + 0x400 - 1) / 0x400); \
    echo "append u-boot-atf-container.img at $$pad_cnt KB"; \
    dd if=u-boot-atf-container.img of=flash.bin bs=1K seek=$$pad_cnt;
```

For more details about **-dcd skip** option and DDR initialization flow, see **Chapter 4.6 DDR Configuration** in *sc_fw_port.pdf*.

— The booting address of A core

In SPL boot method, since the ROM code will load SPL image into OCRAM, the booting address of A core also changes to OCRAM address 0x00100000.

• flash_linux_m4_xip:

```
flash_linux_m4_xip: $(MKIMG) $(AHAB_IMG) scfw_tcm.bin u-boot-atf-container.img m4_image.bin u-boot-spl.bin
    ./$(MKIMG) -soc QX -rev B0 -dcd skip -append $(AHAB_IMG) -c -flags 0x00200000 -scfw scfw_tcm.bin -fileoff 0x80000 -p3 -m4 m4_image.bin 0 0x08081000 -fileoff 0x18000 -ap u-boot-spl.bin a35 0x00100000 -out flash.bin
    cp flash.bin boot-spl-container.img
    @flashbin_size=$(wc -c flash.bin | awk '{print $1}'); \
    pad_cnt=$((flashbin_size + 0x400 - 1) / 0x400); \
    echo "append u-boot-atf-container.img at $$pad_cnt KB"; \
    dd if=u-boot-atf-container.img of=flash.bin bs=1K seek=$$pad_cnt; \
    ./$(QSPI_PACKER) $(QSPI_HEADER)
```

The main change between the **flash_linux_m4_xip** and **flash_linux_m4** is that M4 is booting from QSPI NOR Flash device instead of TCM. Besides the M4 core booting address mentioned above, the QSPI header file also needs to be noticed.

For flash.bin image to boot from QSPI/FSPI device, the header file is needed in the image for ROM code to configure QSPI/FSPI device. The sample QSPI/FSPI header file is provided in *imx-mkimage/scripts/fspi_header*. To choose QSPI/FSPI device as boot device, modify the header file to fit the devices.

For example, in the sample header file, we can see that the value for offset 0x44-0x47 is 0x01010200.

```
01010200 /* Serial Nor, Single/Dual/Quad/Octal, SerialClkFreq 1 - 20MHz, 2 - 50MHz... */
```

To translate this setting, see **Chapter 5.8.3.3 FlexSPI configuration parameters** in *i.MX8QXP Reference Manual*.

devicetype	0x044	1	1 - Serial NOR
sflashPadType	0x045	j	1 - Single pad
			2 - Dual pads
			4 - Quad pads
			8 - Octal pads
serialClkFreq	0x046	1	Chip specific value, for this silicon
			1 - 20 MHz
			2 - 50 MHz
			3 - 62 MHz for SDR and 200 MHz for DDR
			4 - 80 MHz
			5 - 100 MHz
			6 - 133 MHz
			7 - 166 MHz for SDR and 200 MHz for DDR
			Other values: 20 MHz
lutCustomSeqEnable	0x047	1	0- Use predefined LUT sequence index and number
			1 - Use LUT sequence parameters provided in this block

Here we can see that, in the sample header file,

- The value of **deviceType** is **0x01**, which is **Serial NOR**.
- The value of **sflashPadType** is **0x1**, which is **Single pad**.
- The value of **serialClkFreq** is **0x02**, which is **50 MHz**.
- The value of **lutCustomSeqEnable** is **0x00**, which is **Use pre-defined LUT sequence index and number**.

For all parameters in the header file, check the definition in **Chapter 5.8.3.3 FlexSPI configuration parameters** in *i.MX8QXP Reference Manual* and set the correct value for the FSPI device.

7.3 Generating flash.bin image

To generate flash.bin image, compile an internal tool, **mkimage_imx8**, using the gcc in user's Linux host environment. The source code of **mkimage_imx8** is in *imx-mkimage/src*.

Since it will be automatically compiled when using the following command to generate flash.bin image, users don't need to compile *mkimage_imx8* separately.

The command to generate flash.bin image is:

```
$make SOC=<SOC_TARGET> REV=<SOC_REV> [TARGET]
```

The **SOC_TARGET** is the target chips, **SOC_REV** is the reversion of chips, and **TARGET** is introduced in [Checking makefile](#).

NOTE

Since for iMX8QXP B0 and C0 chips, the SECO FW is not compatible with each other, the REV is used to specify the version of SECO FW.

- For iMX8QXP B0 chips, use the SECO FW, **mx8qxb0-ahab-container.img**.
- For iMX8QXP C0 chips, use the SECO FW, **mx8qxc0-ahab-container.img**.

Take our imx8qxp auto board as an example, to build a flash.bin image with M4 image and SPL image, use the command:

```
$make SOC=iMX8QX REV=C0 flash_linux_m4
```

The flash.bin binary file is generated in *imx-mkimage/iMX8QX/flash.bin*.

7.4 Burning flash.bin images

For iMX8/8X chips, the ROM code supports to boot from following boot devices:

- SD/MMC
- NAND flash
- FlexSPI NOR flash
- Serial downloader support on USB 2.0 OTG and USB 3.0 (as 2.0)

Usually SD card is the most efficient way to verify if the generated flash.bin image can boot the board successfully.

To burn flash.bin image into SD card, insert the SD card on a Linux host PC. Assuming the SD card is recognized as /dev/sdx, use the following command to burn flash.bin into SD card:

```
$sudo umount /dev/sdx*
$sudo dd if=flash.bin of=/dev/sdx bs=1k seek=32 conv=fsync && sync
```

For how to burn flash.bin image into other boot device, see **Chapter 4.4 Downloading images** in *i.MX Linux® User's Guide* (document [IMXLUG](#)).

8 Linux kernel porting

Comparing to previous chapters, users are more familiar to Linux kernel porting. This chapter focuses on the porting effort for our imx8qxp auto reference board to illustrate the process of adding new device tree file and drivers for a new customized board.

For Linux file system porting such as adding new user space tools or package, see *i.MX Yocto Project User's Guide.pdf*.

8.1 Creating files for a new board

To create files for a new board, perform the following steps:

1. Add new board *defconfig* in *arch/arm64/configs/*.

The *defconfig* file defines the component that will be included in the Linux kernel. In general, each board has a specific *defconfig* file according to the hardware design and software requirement.

The imx8qxp auto board, it's quite similar to the MEK reference board. Therefore, use the default *defconfig* file in *arch/arm64/configs/imx_v8_defconfig* directly as the *defconfig* file. For other iMX8 customized boards, use the *imx_v8_defconfig* as reference and add modification accordingly.

2. Add a new board *dts* in *arch/arm64/boot/dts/freescale/*.

For the imx8qxp auto board, create the following *dts/dtsi* files, which are copied from files for MEK board to save the efforts.

Table 4. Device tree files created for auto board in Linux kernel

File location	Description
<i>arch/arm64/boot/dts/freescale/imx8qxp-auto.dts</i>	The <i>dts</i> files for auto board without <i>rpmsg</i> , which includes <i>imx8qxp.dtsi</i> and <i>imx8x-auto.dtsi</i>
<i>arch/arm64/boot/dts/freescale/imx8qxp-auto-rpmsg.dts</i>	The <i>dts</i> file for auto board with <i>rpmsg</i> , which includes <i>imx8qxp-auto.dts</i> and <i>imx8x-auto-rpmsg.dtsi</i>
<i>arch/arm64/boot/dts/freescale/imx8x-auto.dtsi</i>	The <i>dtsi</i> file for auto board without <i>rpmsg</i> , which enables the device node that needed
<i>arch/arm64/boot/dts/freescale/imx8x-auto-rpmsg.dtsi</i>	The <i>dtsi</i> file for auto board with <i>rpmsg</i> , which enables the device node that needed
<i>arch/arm64/boot/dts/freescale/imx8qxp-auto-enet-tja1101.dts</i>	The <i>dts</i> file for auto board with TJA1101 Ethernet PHY enabled, which includes <i>imx8qxp-auto.dts</i> and <i>imx8qxp-auto-enet-tja1101.dtsi</i>
<i>arch/arm64/boot/dts/freescale/imx8qxp-auto-enet-tja1101.dtsi</i>	The <i>dtsi</i> file for auto board with TJA1101 Ethernet PHY enabled

The difference between *dts* with and without *rpmsg* is on resources related to M4 core. If M4 core is used, assign some of the peripheral interface resources to M4 partition in SCFW as mentioned before, like I2C and Flexcan. Therefore, disable these resources in *dts* or use virtual driver like *imx_rpmsg_i2c* for I2C interface.

3. Add new drivers for devices on the board.

For an imx8qxp auto board, add the following three hardware components in the board design:

- MIPI-CSI with NVP6324 automotive AHD solution
- LVDS display with TI DS90UB947/948 Serdes (through FPD-Link III) for automotive application
- MIPI-DSI display with **Maxim 96752/96755 Serdes** (through GMSL2) for automotive application

[Table 5](#) lists the corresponding drivers to be added in the kernel code.

Table 5. Driver files added for auto board in Linux kernel

File location	Description
<i>drivers/gpu/drm/bridge/ds90ub94x.c</i>	Driver of TI DS90UB947/948 Serdes
<i>drivers/gpu/drm/bridge/mx9675x.c</i>	Driver of Maxim 96752/96755 Serdes
<i>drivers/media/platform/imx8/nvp6324/</i>	New folder for NVP6324
<i>drivers/media/platform/imx8/nvp6324/Kconfig</i>	Kconfig of NVP6324 driver
<i>drivers/media/platform/imx8/nvp6324/Makefile</i>	Makefile of NVP6324 driver
<i>drivers/media/platform/imx8/nvp6324/nvp6324.h</i>	Header file of NVP6324 driver
<i>drivers/media/platform/imx8/nvp6324/nvp6324_core.c</i>	Core function file of NVP6324 driver
<i>drivers/media/platform/imx8/nvp6324/nvp6324_mipi.c</i>	MIPI settings of NVP6324 driver

Table continues on the next page...

Table 5. Driver files added for auto board in Linux kernel (continued)

File location	Description
<i>drivers/media/platform/imx8/nvp6324/nvp6324_video.c</i>	Video mode settings of NVP6324 driver
<i>drivers/media/platform/imx8/nvp6324/nvp6324_video_eq.c</i>	Video event queue settings of NVP6324 driver

8.2 Modifying files for new board

To modify files for a new board, perform the following steps:

1. Edit related makefiles to be compiled into kernel image. In the imx8qxp auto board example, the related makefiles include:

- arch/arm64/boot/dts/freescale/Makefile

Add imx8qxp auto board's dtb files.

```
diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index 7b27addc9603..0097229dd187 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -143,7 +143,10 @@ dtb-$(CONFIG_ARCH_MXC) += imx8qxp-mek.dtb imx8qxp-mek-dsp.dtb imx8qxp-mek-ov5640
                                imx8qxp-lpddr4-val-lpspi.dtb imx8qxp-lpddr4-val-lpspi-slave.dtb \
                                imx8qxp-lpddr4-val-spdif.dtb imx8qxp-lpddr4-val-gpmi-nand.dtb imx8dxp-lpddr4-val.dtb \
                                imx8qxp-17x17-val.dtb imx8dx-lpddr4-val.dtb imx8dx-17x17-val.dtb \
                                imx8qxp-lpddr4-val-mlb.dtb
+                                imx8qxp-lpddr4-val-mlb.dtb \
+                                imx8qxp-auto.dtb \
+                                imx8qxp-auto-rpmsg.dtb \
+                                imx8qxp-auto-enet-tjall101.dtb
dtb-$(CONFIG_ARCH_MXC) += imx8qxp-mek-dom0.dtb imx8qxp-mek-root.dtb \
                                imx8qxp-mek-inmate.dtb
dtb-$(CONFIG_ARCH_MXC) += imx8dx1-evk.dtb imx8dx1-evk-rpmsg.dtb \
```

- drivers/gpu/drm/bridge/Makefile

Add ds90ub94x and mx9675x driver.

```
diff --git a/drivers/gpu/drm/bridge/Makefile b/drivers/gpu/drm/bridge/Makefile
index 103466b50b2a..7d502f6a97aa 100644
--- a/drivers/gpu/drm/bridge/Makefile
+++ b/drivers/gpu/drm/bridge/Makefile
@@ -20,6 +20,8 @@ obj-$(CONFIG_DRM_TI_TFP410) += ti-tfp410.o
obj-$(CONFIG_DRM_NWL_MIPI_DSI) += nwl-dsi/
obj-y += cadence/
obj-y += synopsys/
+obj-$(CONFIG_DRM_TI_DS90UB94X) += ds90ub94x.o
obj-$(CONFIG_DRM_ITE_IT6263) += it6263.o
obj-$(CONFIG_DRM_SEC_MIPI_DSIM) += sec-dsim.o
obj-$(CONFIG_DRM_NXP_SEIKO_43WVFIG) += nxp-seiko-43wvfig.o
+obj-$(CONFIG_DRM_MAXIM_MAX9675X) += mx9675x.o
```

- drivers/media/platform/imx8/Makefile

Include nvp6324 folder for nvp6324 driver.

```
diff --git a/drivers/media/platform/imx8/Makefile b/drivers/media/platform/imx8/Makefile
index 15259cf9c13f..11a8877db03a 100644
--- a/drivers/media/platform/imx8/Makefile
+++ b/drivers/media/platform/imx8/Makefile
@@ -1,3 +1,4 @@
obj-$(CONFIG_IMX8_MIPI_CSI2_YAV) += mxc-mipi-csi2_yav.o
mxc-jpeg-encdec-objs := mxc-jpeg-hw.o mxc-jpeg.o
obj-$(CONFIG_IMX8_JPEG) += mxc-jpeg-encdec.o
+obj-$(CONFIG_IMX8_NVP6324) += nvp6324/
```

2. Modify the dts files according to the board design. For example, on imx8qxp auto board, the connection on LVDS0 is designed in such method:

ldb1 -> ds90ub947 -> ds90ub948 -> it6263 -> HDMI screen

Therefore, the **ldb1** and **i2c0_mipi_lvds0** device node in *imx8x-auto.dtsi* is changed accordingly as below.

```
&i2c0_mipi_lvds0 {
    #address-cells = <1>;
    #size-cells = <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl i2c0_mipi_lvds0>;
    clock-frequency = <1000000>;
    status = "okay";

    lvds_ds0: ds90ub94x@c {
        compatible = "ti,ds90ub94x";
        reg = <0x0c>;
        clock-frequency = <4000000>;

        port@0 {
            ds90ub94x_in: endpoint {
                remote-endpoint = <&lvds0_out>;
            };
        };

        port@1 {
            ds90ub94x_out: endpoint {
                remote-endpoint = <&it6263_in>;
            };
        };
    };

    lvds_bridge0: lvds-to-hdmi-bridge@4c {
        compatible = "ite,it6263";
        reg = <0x4c>;

        port {
            it6263_in: endpoint {
                remote-endpoint = <&ds90ub94x_out>;
            };
        };
    };
};
```

```

&ltdb1_phy {
    status = "okay";
};

&ltdb1 {
    status = "okay";

    lvds-channel@0 {
        fsl,data-mapping = "jeida";
        fsl,data-width = <24>;
        status = "okay";

        port@1 {
            reg = <1>;

            lvds0_out: endpoint {
                remote-endpoint = <&ds90ub94x_in>;
            };
        };
    };
};

```

The connection order is represented by the endpoint matching in the dts.

For other board design changes, the related modification is also added in the *dts* in a similar method.

3. Modify some existing drivers to add specific features or implementations for the new board.

For example, in the imx8qxp auto board design, to connect a MIPI DSI panel on Maxim 96755 Serdes, add this panel's setting in *drivers/gpu/drm/panel/panel-simple.c* as below.

```

diff --git a/drivers/gpu/drm/panel/panel-simple.c b/drivers/gpu/drm/panel/panel-simple.c
index a834a39e335c..ec41932ca357 100644
--- a/drivers/gpu/drm/panel/panel-simple.c
+++ b/drivers/gpu/drm/panel/panel-simple.c
@@ -3144,6 +3144,31 @@ static const struct panel_desc arm_rtsm = {
    .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
};

+static const struct drm_display_mode max96752_1080p_mode = {
+    .clock = 148500,
+    .hdisplay = 1920,
+    .hsync_start = 1920 + 88,
+    .hsync_end = 1920 + 88 + 44,
+    .htotal = 1920 + 88 + 44 + 148,
+    .vdisplay = 1200,
+    .vsync_start = 1200 + 4,
+    .vsync_end = 1200 + 4 + 5,
+    .vtotal = 1200 + 4 + 5 + 36,
+    .vrefresh = 60,
+    .flags = DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_PHSYNC,
+};
+
+static const struct panel_desc max96752_1080p = {
+    .modes = &max96752_1080p_mode,
+    .num_modes = 1,
+    .bpc = 8,
+    .size = {
+        .width = 80,
+        .height = 60,
+    },
+    .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
+};
+
static const struct of_device_id platform_of_match[] = {

```

```

@@ -3475,6 +3500,9 @@ static const struct of_device_id platform_of_match[] = {
    }, {
        .compatible = "winstar,wf35ltiacd",
        .data = &winstar_wf35ltiacd,
+    }, {
+        .compatible = "max,max96752-1080p",
+        .data = &max96752_1080p,
    }, {
        /* sentinel */

```

8.3 Compiling Linux Kernel

To compile Linux Kernel, perform the following steps:

1. Set building environment.

The toolchain used to compile Linux Kernel is the same cross-compile toolchain used for compiling ATF and U-Boot. For how to generate and install the toolchain, see **Chapter 4.5.12 How to build U-Boot and Kernel in standalone environment** in *i.MX Linux® User's Guide* (document [IMXLUG](#)).

https://www.nxp.com/webapp/Download?colCode=L5.4.47_2.2.0_LINUX_DOCS

2. Compile the code.

To build the Linux Kernel for the target board, perform as below:

- a. Use the following command to generate configuration file for the board. In this example, the default defconfig is used for the auto board.

```
$ make imx_v8_defconfig
```

- b. Use the following command to generate Linux Kernel for the target board. The related *dtb* files are also generated.

```
$ make -j8
```

- c. The compiled Linux Kernel image is *arch/arm64/boot/Image* and dtb files are located in *arch/arm64/boot/dts/freescale/* folder.

8.4 Burning Linux Kernel

- If the SD/MMC is already partitioned into boot partition and rootfs partition, use the following command to copy kernel image and dtb files to boot partition directly.

```

$ sudo mount /dev/sdx1 /mnt/boot/
$ sudo cp Image /mnt/boot/
$ sudo cp imx8qxp-auto.dtb /mnt/boot/
$ sudo umount /dev/sdx1

```

- If the SD/MMC is not partitioned yet, follow the step in **Chapter 4.3 Preparing an SD/MMC card to boot** of *i.MX Linux® User's Guide* (document [IMXLUG](#)) to partition SD/MMC and then burn kernel image and dtb to boot partition.

9 Revision history

Revision number	Date	Substantive changes
0	10 June, 2021	Initial release

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE, VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 10 June, 2021

Document identifier: AN13275

