

processor₀

CPU core₀

registers

L1 cache

CPU core₁

registers

L1 cache

L2 cache

main memory

