# Wentao Hou

#### PHD STUDENT · UNIVERSITY OF WISCONSIN-MADISON

1210 W. Dayton Street, Madison, WI 53706

<b>∠</b> taoh@	@cs.wisc.edu   ♠ thoment.github.io   ☑ github.com/Thoment   ₲ www.link	edin.com/in/wentao-hou-55825a220
Educatio	n	
University o	f Wisconsin-Madison	Madison, United States
• Advisor: M	PUTER SCIENCES ing Liu	Sep 2022 - present
Tsinghua Un	niversity	Beijing, China
BE IN ELECTR	ONIC ENGINEERING	Sep 2018 - Jun 2022
Publicati	ons	
An Algoi	hulin Zeng, <b>Wentao Hou</b> , Guohao Dai, Zhenhua Zhu, Xuecang Zhang, Shiha rithm-Hardware Co-Design Approach to Accelerate GNN Inference with Mi tions on Computer-Aided Design of Integrated Circuits and Systems (TCA	ni-Batch Sampling", to appear in IEEE
	1*, Kai Zhong*, Shulin Zeng, Guohao Dai, Huazhong Yang, Yu Wang, "NTG vith Runtime Node Tailoring", 28th Asia and South Pacific Design Automater	
Awards a	nd Honors	
2020	Scholarship for excellence in the academy (top 30%), Tsinghua University	rsity
Dec. 2018	<b>35th National College Physics Competition (group of non-physics ma</b> Beijing Institute of Physics	jor), First prize,

## Tsinghua University - Department of Electronic Engineering

Beijing, China

ADVISOR: PROF. YU WANG

Research Experience \_

Oct 2021 - Jul 2022

- Proposed a runtime node tailoring algorithm based on attention coefficients sorting to accelerate graph attention network.
- Proposed a hardware-efficient pipeline insertion sorting scheme for fast node tailoring.
- Designed an accelerator architecture and dedicated processing units for Graph Attention Convolution.

#### **University of Virginia - Department of Computer Science**

Remote

ADVISOR: PROF. SAMIRA KHAN

ADVISOR: PROF. YU WANG

Jun 2021 - Oct 2021

- Conducted a breakdown performance evaluation of pre-processing in DNN with an image dataset.
- Measured the overheads of different pre-processing steps and looked for bottlenecks in certain scenarios.
- · Profiled overheads of differential privacy in machine learning.

### **Tsinghua University - Department of Electronic Engineering**

Beijing, China

Dec 2020 - Oct 2021

• Worked on a software and hardware co-designed GNN accelerator which optimizes loading scattered features.

- Wrote several modules of the GNN and implemented a data path between host, device and on-chip memory via openCL and AXI channel in Xilinx SDx environment. Measured the bandwidth and delay of reading features over different granularities.
- Found the bandwidth saturates at 1KB per addressing in continuous memory access.

## Tsinghua University - Department of Electronic Engineering

Beijing, China Jun 2021 - Jul 2021

ADVISOR: PROF. YONGPAN LIU

- Simulated a CNN accelerator with gem5. Simulated sparse acceleration by rounding small weights and skipping all-zero weight groups.
- Simulated a binary neural network on RRAM array by modifying with gem5. Simulated the effects of random noise in RRAM, and measured the relation between noise amplitude and accuracy. Designed an algorithm to reuse weights on different layers when on-chip memory is enough.