Table of Contents

Section 1: Introduction	. 1
1.1 Features and Functions	
1.2 System Block Diagram	2
Section 2 : Pin Description	. 3
2.1 Pin Diagram for M6117C	.3
2.1.1 Pin Diagram for M6117D	4
2.2 Pin Description Table	
2.3 Numerical Pin List	
2.4 Alphabetical Pin List	
2.5 Hardware Setup	.13
Section 3 : Function Description	. 14
3.1 Static 386SX Core	
3.2 Reset and Clock logic	
3.3 CPU Interface logic	.14
3.4 Numerical Coprocessor Interface logic	
3.6 Configuration Registers	
3.7 ISA Bus Interface logic	15
3.8 Control logic	
3.9 Address Decode and Memory Mapping logic	15
3.10 Data Buffer	.15
3.11 Address Buffer	.15
3.12 ISP Devices (82C37x2, 82C59x2, 82C54, 74LS612)	.15
3.13 Real Time Clock	
3.14 Keyboard Controller	.15
3.15 Keyboard and Speaker logic	.15
3.16 Parity Generating and Checking logic	.15
3.17 Power Management Unit	.16
3.18 16 sets of GPIO power control signals	
3.19 Watchdog Timer	
3.20 IDE decoder interface	
Section 4 : Configuration Registers	. 17
4.1 How to read/write to configuration registers	.17
4.2 Hardware Power On setup	
4.3 Memory Controller	20
4.5 Power Management	
4.6 Generating System Management Interrupt	33
4.7 Entering power-saving mode	.35
4.8 Speed LED Flash control	.36
4.9 General Purpose Output and General Purpose Input	.36
4.10 Watchdog Timer	.37
4.11 IDE interface	.38
4.12 Register Summary	
4.13 Register Bit Definition	.41
Section 5: Programming Guide	
5.1 Basic Procedure and Macro Definition	.53
5.2 Detection and setting of Fast Page Mode and EDO DRAMs	
5.3 Memory Auto Sizing	
5.4 Remapping Memory	
5.5 Interrupt Controller edge/level trigger programming	
5.6 PMU Programming Guide	
Section 6 : Timing Diagrams	
Section 7 : Electrical Characteristics	
7.1 Absolute Maximum Ratings	.94
7.2 D.C. Characteristics	
Section 8 : Packaging Information	
Section 9 : Revision History	. IUC
ADDEDUIX	

M6117D: 386SX Embedded Microcontroller

Jan Yin Chan Electronics Co.,LTD.

M6117D: System on a chip

386SX Single Chip PC DM&P

Section 1: Introduction

The M6117D is a highly integrated, low voltage, single-chip implementation of Intel • TM 386SX compatible microprocessor plus ALi• M1217B chipset. The M6117D provides the following functions: 1) Intel M386SX core 2)Supports EDO DRAM controller including FP mode 3) Coprocessor Interface 4) ISA interface 5) Peripheral Interface (includes two cascaded 8237 DMA controllers, a 74612 memory mapper, 2 cascaded 8259 interrupt controller, and an 8254 programmer counter 6) Built-in RTC 7) Programmable 2 channels chip select 8) Built-in PS2 Keyboard Controller and Mouse 9) Built-in WATCHDOG timer 10) 16-bits GPI/O via SD bus and 16-bits independent GPIO 11) IDE interface.

The following sections highlight the main features and functions of the M6117D chip. For additional information, see Section 3 of this data sheet.

1.1 Features and Functions

■ Static Intel 386SX compatible Core

- Operating Power Supply 5.0V
- Operating frequency 25Mhz to 40Mhz

■ Memory Controller

- Supports EDO DRAM
- Supports on board memory size up to 16M bytes for 386SX or 64M bytes upgrade system using 256K, 512K, 1M, 4M or 16M SIMMs
- Supports up to 4-bank DRAM interface
- Page interleave DRAM access for FP mode
- Programmable shadow RAM from A to B segment in 128K byte and C to F segment in 32K byte unit
- Provides "RAS only" refresh or "CAS before RAS" refresh types
- · Parity generation and checking

■ Peripheral Interface

- Includes 2 cascaded 8237 DMA controllers
- Includes 1 74612 memory mapper
- Includes 2 cascaded 8259 interrupt controllers
- Includes 1 8254 programming counter

■ ISA Interface

- Executes cycles for requests from CPU, DMA and ISA bus master
- Assembles or de-assembles data for multiple bus cycle or unmatched data width
- Generates refresh signals to ISA slots during DRAM refresh cycles

■ Built-in RTC

 Internal Real Time Clock that provides 128 byte CMOS RAM

■ Programmable 2 channels chip select

 Provide chip select for memory or I/O device without external address decode random logic

■ Built-In PS2/AT Keyboard Controller

• Internal PS2/AT keyboard controller and mouse

■ PMU interface

- Supports CPU SMM mode, SMI feature
- Supports APM control
- Provides External Suspend mode switch
- Provides four (4) system states for power saving (On, Doze, Standby, Suspend)
- Supports RTC alarm wake up control

■ Expandable GPI/O signals

- Provides sixteen External power control input and output signals
- Provides sixteen independent pin for general purpose input and output signals

Watchdog timer

When timer times out, a system reset or NMI or IRQ happens

■ IDE interface

Provides a decoder for external IDE connection


■ Packaging

208-pin PQFP package

DM&P

M6117D: System on a chip

1.2 System Block Diagram




1.3 Virtue:

- (a) Single Chip PC to instead 8051 or other DSP product.
- (b) Easy software development, like Assembly, C, Pascal, BASIC, or Bacth file...etc.
- (c) Less component to use .
- (d) Support quick boot BIOS.
- (e) Support free X-DOS platform.

DM&P

The M6117D don't need modify any circuitry can be 100% instead ALi M6117C. M6117D mode and M6117C mode have 22 pin difference. The M6117D pin 16 (DACK0) add a pull down 4.7K ohm resister to active M6117D mode (Default is M6117C mode).

2.1 Pin Diagram (M6117C):



2.1.1 Pin Diagram(M6117D):

M6117D mode and M6117C mode have 22pin difference. The M6117D pin 16 (DACK0) add a pull down 4.7K ohm resister to active M6117D mode (Default is M6117C mode). M6117D more M6117C add functions list:

Fax: (02) 2299-1883

386SX Single Chip PC DM&P

Jan Yin Chan Electronics Co.,LTD.

M6117D : System on a chip

- 1. Stand-along support IDE interface.
- 3. 2 channel programmable chip select.
- 2. 16 bit general purpose input and output pin.
- 4. ISA slot Reset DRV inverter RESETL output.

 $\begin{array}{c} 208 \\ 2207 \\ 220$ IORJ NOWSJ IOCHRDY REFRESHJ RSTDRV GND13 ATCLK IRQ15 IRQ15 AEN
MASTERJ
OCC16
IOCN16
IOCN1 VCC1 GND12 156 2 TESTJ 1RQ12/MSDATA 155 IO16J IRQ11 154 3 4 5 6 7 8 MFM16. IRQ10 153 IRQ3 SD8 152 SD9 IRQ4 151 SD10 VCC13 150 GND1 IRQ5 149 9 SD11 IRQ6 148 10 11 SD12 IRQ7 147 IRQ9 **SD13** 146 12 SD14 SD0 145 13 SD15 SD1 144 14 SD2 143 VCC2 15 SD3 142 DACK0J SD4 141 16 17 DRQ0 SD5 140 18 DACK1J SD6 139 19 DRQ1 SD7 138 20 DACK2.I VCC12 137 DRQ2 21 XD0 136 22 DACK3J XD1 135 DRQ3 XD2 134 24 25 26 DACK5J XD3 133 DRQ5 GND11 132 DACK6.I 131 DM&P XD4 27 DRQ6 XD5 130 28 DACK7J XD6 129 M6117D 29 DRQ7 XD7 128 GPIO15 30 GPCS1J 127 31 GND2 GPIO14 126 32 SPKR VCC11 125 33 HDENJ IRQ1/KBINH 124 34 **MSCLK KBDATA** 123 35 36 **ENPOWER KBCLK** 122 GPIO0 GND10 121 37 GPIO1 RESETLJ 120 38 VCC3 ROMKBCSJ 119 39 BCLK2 GND9 118 OSC14M 40 GND3 117 41 BCLK1 IRQ8J 116 42 GPIO2 **RTCRJ** 115 GPIO3 RTCWJ 43 114 44 GPIO4 PWG 113 45 GPIO5 XTAL2 112 46 VCC4 XTAI 1 111 47 GPI08 VBAT 110 48 GPI06 109 49 GPIO7 MA0 108 50 HDCS0J MA1 107 51 GPCS0J MA2 106 GND4 VCC9 105

2.2 Pin Description Table : (Me) 1770)

All pins are 5V TTL compatible

Pin name	Туре	Pin no.	Description
Clock & Reset	interface :		

Jan Yin Chan Electronics Co.,LTD.

386SX Single Chip PC DM&P

M6117D : System on a chip

DWO	1.	140	Daniel Carl This indicates that the contains a consider a consider	
PWG	I	113	Power Good . This indicates that the system power is enough to maintain	
DCL K2	1	20	system integrity. It resets the system when the power is low. CPU-bus Clock Input. This is the clock input source for the internal circuit.	
BCLK2	1	39		
OSC14M	1	117	The clock source should be the same as the CPU clock.	
USC 14IVI	'	117	14.318 MHz Oscillator. This frequency is 12 times the frequency used to	
ATOLIC	 	100	clock the 8254 timer counter.	
ATCLK	0	160	System Clock Output. This signal clocks the ISA bus.	
RSTDRV	0	162	Driver Reset. This output signal is driven active during system power up.	
BCLK1	0	41	1X CPU-bus Clock. This is the clock divided by BCLK2.	
RESETLJ	0	120	Driver Reset LOW ACTIVE Output . This signal reset low active when M6117D.	
ISA Bus inter	face :			
SD[15-0]	I/O	13-9, 7-5,	ISA high and low byte slot data bus. These are the system data lines.	
		138-145	These signals read data and vectors into CPU during memory or I/O read	
			cycles or interrupt acknowledge cycles and outputs data from CPU during	
			memory or I/O write cycles.	
SA[16-0]	I/O	177-181	ISA slot address bus. These signals are high impedance during hold	
		183-187	acknowledge.	
0.4.54.57	1,0	189-195		
SA[17]	I/O	176	ISA slot address bus for 62-pin slot.	
SA[18]	I/O	175	ISA slot address bus for 62-pin slot.	
SA[19]	I/O	174	ISA slot address bus for 62-pin slot.	
LA[23-17]	I/O	201-207	ISA latched address bus . These are input signal during ISA master cycle.	
IO16J	I	3	ISA 16-bit I/O device select indicator signal.	
MEM16J	ı	4	ISA 16-bit memory device select indicator signal.	
MASTERJ	I	198	ISA master device active signal. ISA master access indicator signal.	
MRDJ	I/O	171	ISA memory read. This signal is an input during ISA master cycle.	
MWTJ	I/O	172	ISA memory write. This signal is an input during ISA master cycle.	
AEN	I/O	199	ISA I/O address enable . This active high output indicates that the system address is enabled during the DMA refresh cycles.	
IOCHRDY	I	164	ISA system ready. This input signal is used to extend the ISA command	
			width for the CPU and DMA cycles.	
BALE	0	173	Bus address latch enable . BALE indicates the presence of a valid address at I/O slots.	
NOWSJ	1	165	ISA zero wait state . This is the ISA device zero-wait state indicator signal.	
	'		This signal terminates the CPU ISA command immediately.	
IOCHKJ	1	196	ISA parity error. M6117D will generate NMI interrupt when this signal is	
			asserted.	
BHEJ	I/O	200	ISA byte high enable. In master cycle, it is an input polarity signal and is	
			driven by the master device.	
IORJ	I/O	166	ISA I/O read. This signal is an input during ISA master cycle.	
IOWJ	I/O	167	ISA I/O write. This signal is an input during ISA master cycle.	
SMEMRJ	0	168	ISA system memory read. This signal indicates that the memory read cycle	
SIVILIVII		100	is for an address below 1M byte address.	
SMEMWJ	0	170	ISA system memory write. This signal indicates that the memory write cycle	
		1	is for an address below 1M byte address.	

386SX Single Chip PC DM&P

Jan Yin Chan Electronics Co.,LTD.

M6117D: System on a chip

Pin Description Table - M6117D (continued):

Pin name	Туре	Pin no.	Description
REFRESHJ	I/O	163	Refresh cycle indicator . ISA master uses this signal to notify DRAM needs
			refresh. During the memory controller's self-acting refresh cycle, M6117D
1			drives this signal to the I/O channels.
Interrupt Unit :		147 140	Interment request signals. These are interment request input signals
IRQ[7-3],	I	147-149	Interrupt request signals. These are interrupt request input signals.
IRQ[10-9],		151-153	
IRQ[11],		146, 154,	
IRQ[15-14] DMA Unit :		159-158	
DRQ[7-5],	I/O	29, 27,25,	DMA device request. These are DMA request input signals.
DRQ[3-0]	""	23, 21,19,	Dina device request. These are Divire request input signals.
Dita[o o]		17	
DACK[7-5]J,	I/O	28, 26,24,	DMA device acknowledge signals. These are DMA acknowledge
DACK[3-0]J		22, 20,18,	demultiplex select signals. Input function is for hardware setting.
		16	
TC	0	14	DMA end of process. This is the DMA channel terminal count indicating
			signal.
Power Manage			
ENPOWER	0	35	Enable power pin . This active high signal updates the status of external
Ti			switch.
Timer Unit : SPKR	0	32	Charles author Charles data
	0	32	Speaker output. Speaker data.
IDE Interface : HDCS0J	0	50	UD ship select 0. This is the hard disk ship select 0 law setive signal
	0	54	HD chip select 0. This is the hard-disk chip select 0 low active signal.
HDCS1J HDENJ	0		HD chip select 1. This is the hard-disk chip select 1 low active signal.
преиз	0	33	HD enable control signal . Dedicated buffer output enable control pin for IDE bus when IDE function enable.
GPIO pins:			
GPIO[0-1]	I/O	36, 37	Expand GPIO signals. This signal is flexible used for customer to assert .
			When OE is disable, it only would be as input pin.
GPIO[2-5]	I/O	42-45	Expand GPIO signals. This signal is flexible used for customer to assert .
			When OE is disable, it only would be as input pin.
GPIO[6-7]	I/O	48-49	Expand GPIO signals. This signal is flexible used for customer to assert .
			When OE is disable , it only would be as input pin.
GPIO[8-11]	I/O	47,55-57	Expand GPIO signals. This signal is flexible used for customer to assert .
0010110 101	110	70.77	When OE is disable , it only would be as input pin.
GPIO[13-12]	I/O	78-77	Expand GPIO signals. This signal is flexible used for customer to assert. When OE is disable, it only would be as input pin.
GPIO[15-14]	I/O	127, 126	Expand GPIO signals. This signal is flexible used for customer to assert .
01 10[10 14]	""	127, 120	When OE is disable, it only would be as input pin.
DRAM Interface): 9:	1	The second of the state of the second of the
BD[15-0]	1/0	58, 60-64	Local data bus. These signals are used for data transfer between local bus
-[4]		66-75	and DRAM interface.
RAS[3-0]J	0	80, 82-84	RAS[3-0]J allows eight on board DRAM SIMM slots. The detail memory
-			configuration refers to the memory configuration table. DRAS bus signal
			function when Z64 mode.
CAS[3-0][HL]J	0	86-93	CAS[n]HJ is the CAS signal to memory bank n for high byte, CAS[n]LJ is the
			CAS signal to memory bank n for low byte. Total memory bus width is 16 bits.
WEJ	0	79	WE is the write enable signal to the DRAM.
MA[11:0]	0	95-103	Memory address bus. DRAM multiplex ROW/COLUMN address.
		106-108	

Jan Yin Chan Electronics Co.,LTD.

386SX Single Chip PC DM&P

M6117D : System on a chip

Pin Description Table - M6117D (continued)

Pin name	Туре	Pin no.	Description
X-bus Interface			
ROMKBCSJ	I/O	119	KB or ROM chip select. Must be pulled low for normal operation.
XD[7-0]	I/O	128-131, 133-136	X-bus data. External bus data lines, for keyboard, BIOS ROM, RTC.
External CMOS	S RAM interf	ace:	
AS	0	109	RTC Address strobe . This signal is used to demultiplex the address/data bus of the RTC
RTCWJ	0	114	External real time clock write strobe, active low signal.
RTCRJ	0	115	External real time clock read strobe, active low signal.
IRQ8J	1	116	Interrupt request. This signal is from external RTC
VBAT	1	110	Internal RTC battery . This must be connected to RTC battery supply when internal RTC is enabled.
XTAL1,XTAL2	I	111, 112	These pins are connected to the 32.768K crystal when internal RTC is used.
Keyboard inter	rface:		
KBCLK	I/O	122	Keyboard interface CLK.
KBDATA	I/O	123	Keyboard interface DATA.
IRQ1/KBINH	I/O	124	KB inhibit input (when enable internal keyboard)/ IRQ1 input (when enable external keyboard).
Mouse interfac	e:		
MSCLK / NC	I/O	34	Mouse interface CLK . / (In M6117B, this is not connected).
MSDATA/ IRQ12	I/O	155	Mouse interface DATA / IRQ12 input .
Miscellaneous	:		
TESTJ	I	2	Test . This signal is used for ASIC testing, and must be pulled high during normal operation.
General purpo	se chip sel	ect:	
GPCS1J	0	30	Programmable chip select 1 channel . This drives the general purposechip select output by program the dedicated I/O or Memory area.
GPCS0J	0	51	Programmable chip select 0 channel . This drives the general purposechip select output by program the dedicated I/O or Memory area.
Power pins :	1	·	
VCC		46, 53, 59, 5, 125, 137, 82, 197	VCC. 5.0V supply.
VSS	94, 104, 11	52, 65, 81, 8, 121, 132, 69, 188, 208	VSS. Ground.

DM&P

M6117D: System on a chip

2.3 Numerical Pin List: M6117D

* Pull high or pull low normal resister from 10K to 40K ohm.

Pin No.	Pin Name	I/O	Cell Type	loh/lol	internal pull
1	VCC1	Р	IO VDD		Double bound
2	TESTJ	1	I_TTL		pull_high
3	IO16J	1	I TTL		pull high
4	MEM16J	1	I TTL		pull_high
5	SD8	В	I_TTL/O_CMOS	8/16 mA	pull high
6	SD9	В	I_TTL/O_CMOS	8/16 mA	pull_high
7	SD10	В	I_TTL/O_CMOS	8/16 mA	pull high
8	GND1	P	IO GND	0, 10 1111	Double bound
9	SD11	В	I TTL/O CMOS	8/16 mA	pull high
10	SD12	В	I TTL/O CMOS	8/16 mA	pull_high
11	SD13	В	I_TTL/O_CMOS	8/16 mA	pull_high
12	SD14	В	I_TTL/O_CMOS	8/16 mA	pull high
13	SD15	В	I_TTL/O_CMOS	8/16 mA	pull high
14	TC	0	O CMOS	6/8 mA	pull high
15	VCC2	P	M1386 CORE	0/0 111/1	Double bound
16	DACK0J	В	I_TTL/O_CMOS	6/8 mA	pull high
17	DRQ0	В	I TTL	8/16 mA	pull low
18	DACK1J	В	I TTL/O CMOS	6/8 mA	pull high
19	DRQ1	В	I TTL	8/16 mA	pull low
20	DACK2J	В	I TTL/O CMOS	6/8 mA	pull high
21	DRQ2	В	I TTL	8/16 mA	pull low
22	DACK3J	В	I_TTL/O_CMOS	6/8 mA	pull high
23	DRQ3	В	I TTL	8/16 mA	pull low
24	DACK5J	В	I TTL/O CMOS	6/8 mA	pull_high
25	DRQ5	В	I TTL	8/16 mA	pull low
			I_TTL/O_CMOS		· =
26 27	DACK6J DRQ6	B B	I TTL	6/8 mA 8/16 mA	pull_high pull low
28	DACK7J	В	I_TTL/O_CMOS	6/8 mA	pull_high
29	DRQ7	В	I TTL	8/16 mA	pull low
		0	O CMOS		puii_iow
30	GPCS1J GND2	P	M1386 CORE	6/8 mA	Double bound
				4/4 4	Double bourid
32	SPKR	0	O_CMOS O_CMOS	4/4 mA	and biah
33	HDENJ MSCLK			4/4 mA 12/24 mA	pull_high
34		В	Mouse CLOCK		pull_high
35	ENPOWER	O B	O_CMOS I_TTL/O_CMOS	4/4 mA 8/16 mA	aull biab
36	GPIO0				pull_high
37	GPIO1	B P	I_TTL/O_CMOS	8/16 mA	pull_high
38	VCC3		IO VDD		Double bound
39	BCLK2 GND3	P	CMOS		Davible having
40			M1386 CORE	0/16 1	Double bound
41	BCLK1	0	O_CMOS	8/16 mA	null bish
42	GPIO2	В	I_TTL/O_CMOS	8/16 mA	pull_high
43	GPIO3	В	I_TTL/O_CMOS	8/16 mA	pull_high
44	GPIO4	В	I_TTL/O_CMOS	8/16 mA	pull_high
45	GPIO5	В	I_TTL/O_CMOS	8/16 mA	pull_high
46	VCC4	Р	M1386 CORE	0/40	Double bound
47	GPIO8	В	I_TTL/O_CMOS	8/16 mA	pull_high
48	GPIO6	В	I_TTL/O_CMOS	8/16 mA	pull_high
49	GPIO7	В	I_TTL/O_CMOS	8/16 mA	pull_high
50	HDCS0J	0	O_CMOS	8/16 mA	pull_high

Jan Yin Chan Electronics Co.,LTD.

386SX Single Chip PC DM&P

M6117D : System on a chip

Numerical Pin List: M6117D: (continued)

Pin No.	Pin Name	I/O	Cell Type	loh/lol	internal pull
51	GPCS0J	0	O_CMOS	6/8 mA	
52	GND4	Р	IO GND		Double bound
53	VCC5	Р	IO VDD		Double bound
54	HDCS1J	0	O CMOS	8/16 mA	pull high
55	GPIO9	В	I TTL/O CMOS	8/16 mA	pull high
56	GPIO10	В	I TTL/ O CMOS	8/16 mA	pull high
57	GPIO11	ı	I TTL/ O CMOS	8/16 mA	pull high
58	BD15	В	I TTL/O CMOS	8/16 mA	
59	VCC6	Р	M1386 CORE		Double bound
60	BD14	В	I TTL/O CMOS	8/16 mA	
61	BD13	В	I_TTL/O_CMOS	8/16 mA	
62	BD12	В	I_TTL/O_CMOS	8/16 mA	
63	BD11	В	I TTL/O CMOS	8/16 mA	
64	BD10	В	I_TTL/O_CMOS	8/16 mA	
65	GND5	P	M1386 CORE		Double bound
66	BD9	В	I TTL/O CMOS	8/16 mA	
67	BD8	В	I_TTL/O_CMOS	8/16 mA	
68	BD7	В	I TTL/O CMOS	8/16 mA	
69	BD6	В	I_TTL/O_CMOS	8/16 mA	
70	BD5	В	I TTL/O CMOS	8/16 mA	
71	BD4	В	I TTL/O CMOS	8/16 mA	
72	BD3	В	I_TTL/O_CMOS	8/16 mA	
73	BD2	В	I TTL/O CMOS	8/16 mA	
74	BD1	В	I_TTL/O_CMOS	8/16 mA	
75	BD0	В	I TTL/O CMOS	8/16 mA	
76	VCC7	P	M1386 CORE	0,10,1111	Double bound
77	GPIO12	В	I_TTL/O_CMOS	8/16 mA	pull high
78	GPIO13	В	I TTL/O CMOS	8/16 mA	pull high
79	WEJ	0	O CMOS	12/24 mA	p ug
80	RAS3J	0	O CMOS	12/24 mA	
81	GND6	P	M1386 CORE		Double bound
82	RAS2J	0	O_CMOS	12/24 mA	2000.000.10
83	RAS1J	0	O CMOS	12/24 mA	
84	RAS0J	0	O CMOS	12/24 mA	
85	VCC8	P	IO VDD		Double bound
86	CAS3HJ	0	O CMOS	8/16 mA	
87	CAS3LJ	0	O CMOS	8/16 mA	
88	CAS2HJ	0	O_CMOS	8/16 mA	
89	CAS2LJ	0	O CMOS	8/16 mA	
90	CAS1HJ	0	O CMOS	8/16 mA	
91	CAS1LJ	0	O CMOS	8/16 mA	
92	CAS0HJ	0	O CMOS	8/16 mA	
93	CAS0LJ	0	O_CMOS	8/16 mA	
94	GND7	P	IO GND		Double bound
95	MA11	0	O CMOS	12/24 mA	
96	MA10	0	O CMOS	12/24 mA	
97	MA9	0	O CMOS	12/24 mA	
98	MA8	0	O_CMOS	12/24 mA	
99	MA7	0	O CMOS	12/24 mA	
100	MA6	0	O CMOS	12/24 mA	

386SX Single Chip PC **DM&P**

Jan Yin Chan Electronics Co.,LTD.

M6117D: System on a chip

Numerical Pin List: M6117D: (continued)

Pin No.	Pin Name	I/O	Cell Type	loh/lol	internal pull
101	MA5	0	O_CMOS	12/24 mA	
102	MA4	0	O CMOS	12/24 mA	
103	MA3	0	O CMOS	12/24 mA	
104	GND8	Р	IO GND		Double bound
105	VCC9	Р	IO VDD		Double bound
106	MA2	0	O CMOS	12/24 mA	
107	MA1	0	O CMOS	12/24 mA	
108	MA0	0	O_CMOS	12/24 mA	
109	AS	0	O CMOS	4/4 mA	
110	VBAT	0	RTC CORE		Double bound
111	XTAL1	0	RTC 32K XTAL		
112	XTAL2	0	RTC 32K XTAL		
113	PWG	I	I_TTL/ST		
114	RTCWJ	0	O_CMOS	4/4 mA	
115	RTCRJ	0	O_CMOS	4/4 mA	
116	IRQ8J	1	I_TTL		pull_high
117	OSC14M	I	I TTL		
118	GND9	Р	RTC CORE		Double bound
119	ROMKBCSJ	В	I_TTL/O_CMOS	6/8 mA	pull_high
120	RESETLJ	0	O_CMOS	6/8 mA	
121	GND10	Р	KBC CORE		Double bound
122	KBCLK	В	KBC CLOCK	12/24 mA	pull high
123	KBDATA	В	KBC DATA	12/24 mA	pull_high
124	IRQ1/KBINH	I/O	I TTL/O CMOS		pull high
125	VCC11	Р	KBC CORE		Double bound
126	GPIO14	I/O	I_TTL_ST/O_CMOS	8/16 mA	pull_high
127	GPIO15	I/O	I_TTL_ST/O_CMOS	8/16 mA	pull_high
128	XD7	В	I_TTL/O_CMOS	6/8 mA	
129	XD6	В	I_TTL/O_CMOS	6/8 mA	
130	XD5	В	I_TTL/O_CMOS	6/8 mA	
131	XD4	В	I_TTL/O_CMOS	6/8 mA	
132	GND11	Р	IO GND		Double bound
133	XD3	В	I_TTL/O_CMOS	6/8 mA	
134	XD2	В	I_TTL/O_CMOS	6/8 mA	
135	XD1	В	I_TTL/O_CMOS	6/8 mA	
136	XD0	В	I_TTL/O_CMOS	6/8 mA	
137	VCC12	Р	IO VDD		Double bound
138	SD7	В	I_TTL/O_CMOS	8/16 mA	pull_high
139	SD6	В	I_TTL/O_CMOS	8/16 mA	pull_high
140	SD5	В	I_TTL/O_CMOS	8/16 mA	pull_high
141	SD4	В	I_TTL/O_CMOS	8/16 mA	pull_high
142	SD3	В	I_TTL/O_CMOS	8/16 mA	pull_high
143	SD2	В	I_TTL/O_CMOS	8/16 mA	pull_high
144	SD1	В	I_TTL/O_CMOS	8/16 mA	pull_high
145	SD0	В	I_TTL/O_CMOS	8/16 mA	pull_high
146	IRQ9	1	I_TTL		pull_high
147	IRQ7	1	I_TTL		pull_high
148	IRQ6	1	I_ TTL		pull_high
149	IRQ5	I	I_TTL		pull_high
150	VCC13	Р	M1217B CORE		Double bound

Jan Yin Chan Electronics Co.,LTD.

386SX Single Chip PC DM&P

M6117D : System on a chip

Numerical Pin List: M6117D: (continued)

Pin No.	Pin Name	I/O	Cell Type	loh/lol	internal pull
151	IRQ4	I	I_TTL		pull_high
152	IRQ3	I	I TTL		pull high
153	IRQ10	I	I TTL		pull_high
154	IRQ11	ı	I TTL		pull high
155	IRQ12/MSDATA	В	Mouse DATA	12/24 mA	pull high
156	GND12	Р	IO GND		Double bound
157	VCC14	Р	IO VDD		Double bound
158	IRQ14	1	I TTL		pull_high
159	IRQ15	Ti .	I TTL		pull high
160	ATCLK	0	O_CMOS	8/20 mA	
161	GND13	P	IO GND	0.20	Double bound
162	RSTDRV	0	O CMOS	8/20 mA	2000.0000
163	REFRESHJ	В	I TTL/O CMOS	8/16 mA	pull high
164	IOCHRDY	Ĭ	I TTL	0,10 111,1	pull high
165	NOWSJ	li	I TTL		pull_high
166	IORJ	В	I_TTL/O_CMOS	8/16 mA	pull high
167	IOWJ	В	I TTL/O CMOS	8/16 mA	pull high
168	SMEMRJ	0	O CMOS	8/16 mA	puii_nign
169	GND14	P	M1217B CORE	0/10 111/4	Double bound
170	SMEMWJ	0	O CMOS	8/16 mA	Double bound
171	MRDJ	В	I_TTL/O_CMOS	8/16 mA	pull_high
172	MWTJ	В	I TTL/O CMOS	8/16 mA	pull high
173	BALE	0	O CMOS	8/16 mA	puii_nign
174	SA19	В	I TTL/O CMOS	8/16 mA	pull high
175	SA19	В	I TTL/O CMOS	8/16 mA	pull high
176	SA17	В	I_TTL/O_CMOS	8/16 mA	
177	SA17	В	I TTL/O CMOS	8/16 mA	pull_high
178	SA15	В	I_TTL/O_CMOS	8/16 mA	pull_high
179	SA15	В	I_TTL/O_CMOS	8/16 mA	pull_high
180	SA14 SA13	В	I TTL/O CMOS		pull_high
181	SA13	В	I TTL/O CMOS	8/16 mA	pull_high
		Р		8/16 mA	pull_high
182	VCC15 SA11		M1217B CORE	8/16 mA	Double bound
183		В			pull_high
184	SA10	B B	I_TTL/O_CMOS	8/16 mA	pull_high
185	SA9		I_TTL/O_CMOS	8/16 mA	pull_high
186	SA8	В	I_TTL/O_CMOS	8/16 mA	pull_high
187	SA7	В	I_TTL/O_CMOS	8/16 mA	pull_high
188	GND15	Р	M1217B CORE	0/40	Double bound
189	SA6	В	I_TTL/O_CMOS	8/16 mA	pull_high
190	SA5	В	I_TTL/O_CMOS	8/16 mA	pull _high
191	SA4	В	I_TTL/O_CMOS	8/16 mA	pull_high
192	SA3	В	I_TTL/O_CMOS	8/16 mA	pull_high
193	SA2	В	I_TTL/O_CMOS	8/16 mA	pull_high
194	SA1	В	I_TTL/O_CMOS	8/16 mA	pull_high
195	SA0	В	I_TTL/O_CMOS	8/16 mA	pull_high
196	IOCHKJ	1	I_TTL		pull_high
197	VCC16	Р	IO VDD		Double bound
198	MASTERJ	I	I_TTL		pull_high
199	AEN	В	I_TTL/O_CMOS	8/16 mA	pull_high
200	BHEJ	В	I_TTL/O_CMOS	8/16 mA	pull_high

386SX Single Chip PC DM&P

Jan Yin Chan Electronics Co.,LTD.

M6117D: System on a chip

Numerical Pin List: M6117D: (continued)

Pin No.	Pin Name	I/O	Cell Type	loh/lol	internal pull
201	LA23	В	I_TTL/O_CMOS	8/16 mA	pull_high
202	LA22	В	I_TTL/O_CMOS	8/16 mA	pull_high
203	LA21	В	I_TTL/O_CMOS	8/16 mA	pull_high
204	LA20	В	I_TTL/O_CMOS	8/16 mA	pull_high
205	LA19	В	I_TTL/O_CMOS	8/16 mA	pull_high
206	LA18	В	I_TTL/O_CMOS	8/16 mA	pull_high
207	LA17	В	I_TTL/O_CMOS	8/16 mA	pull_high
208	GND16	Р	IO GND		Double bound

2.4 Alphabetical Pin List - M6117D

Pin no.	Pin name	Type
199	AEN	В
54	HDCS1J	0
109	AS	0
160	ATCLK	0
42	GPIO2	В
43	GPIO3	В
44	GPIO4	В
45	GPIO5	В
173	BALE	0
41	BCLK1	0
39	BCLK2	1
58	BD15	В
60	BD14	В
61	BD13	В
62	BD12	В
63	BD11	В
64	BD10	В
66	BD9	В
67	BD8	В
68	BD7	В
69	BD6	В
70	BD5	В
71	BD4	В
72	BD3	В
73	BD2	В
74	BD1	В
75	BD0	В
36	GPIO0	В
37	GPIO1	В
200	BHEJ	В
47	GPIO8	В
86	CAS3HJ	0
87	CAS3LJ	0
88	CAS2HJ	0
89	CAS2LJ	0

Pin no. 90	Pin name	Туре
90	CAS1HJ	0
91	CAS1LJ	0
92	CAS0HJ	0
93	CAS0LJ	0
120	RESETLJ	0
33	HDENJ	0
16	DACK0J	В
18	DACK1J	В
20	DACK2J	В
22	DACK3J	В
24	DACK5J	В
26	DACK6J	В
28	DACK7J	В
49	GPIO7	В
17	DRQ0	1
19	DRQ1	1
21	DRQ2	I
23	DRQ3	I
25	DRQ5	1
27	DRQ6	I
29	DRQ7	I
35	ENPOWER	0
55	GPIO9	В
126	GPIO14	В
127	GPIO15	В
8	GND1	Р
31	GND2	Р
40	GND3	Р
52	GND4	Р
65	GND5	Р
81	GND6	Р
94	GND7	Р
104	GND8	Р
118	GND9	Р
121	GND10	Р

Alphabetical Pin List (continued)

Pin no.	Pin name	Type
132	GND11	Р
156	GND12	Р
161	GND13	Р
169	GND14	Р
188	GND15	Р
208	GND16	Р
3	IO16J	ı
196	IOCHKJ	I
164	IOCHRDY	ı
166	IORJ	В
167	IOWJ	В
124	IRQ1/KBINH	I
151	IRQ4	li .
152	IRQ3	li .
116	IRQ8J	li .
153	IRQ10	I
154	IRQ11	i i
155	IRQ12/ MSDATA	В
146	IRQ9	ī
147	IRQ7	i i
148	IRQ6	i
149	IRQ5	i
158	IRQ14	li
159	IRQ15	l i
122	KBCLK	В
123	KBDATA	В
201	LA23	В
202	LA22	В
203	LA21	В
204	LA20	В
205	LA19	В
206	LA18	В
207	LA17	В
95	MA11	0
96	MA10	0
97	MA9	0
98	MA8	0
99	MA7	0
100	MA6	0
101	T	+ i
102	MA5 MA4	0
102	MA3	0
106	MA2	0
107	MA1	0
	MA0	0
108	MASTERJ	
198		1
4	MEM16J	
50	HDCS0J	0
171	MRDJ	В

172 MWTJ B 165 NOWSJ I 34 MSCLK (NC) B 56 GPIO10 B 117 OSC14M I 77 GPIO12 B 78 GPIO13 B 57 GPIO11 B 113 PWG I 80 RAS3J O 82 RAS2J O 83 RAS1J O 84 RAS0J O 80 GPCS1J O 81 RAS0J O 83 RAS1J O 84 RAS0J O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 114 RTCWJ O	Pin no.	Pin name	Туре
34 MSCLK (NC) B 56 GPIO10 B 117 OSC14M I 77 GPIO12 B 78 GPIO13 B 57 GPIO11 B 113 PWG I 80 RAS3J O 82 RAS3J O 84 RAS0J O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 180 SA13 B 181 SA12 B 183 SA11 B <	172	MWTJ	
56 GPIO10 B 117 OSC14M I 77 GPIO12 B 78 GPIO13 B 57 GPIO11 B 113 PWG I 80 RAS3J O 82 RAS2J O 83 RAS1J O 84 RAS0J O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA1 B	165	NOWSJ	ı
56 GPIO10 B 117 OSC14M I 77 GPIO12 B 78 GPIO13 B 57 GPIO11 B 113 PWG I 80 RAS3J O 82 RAS2J O 83 RAS1J O 84 RAS0J O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA1 B	34	MSCLK (NC)	В
117 OSC14M I 77 GPIO12 B 78 GPIO13 B 57 GPIO11 B 113 PWG I 80 RAS3J O 82 RAS2J O 83 RAS1J O 84 RAS0J O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA1 B		_ ` '	
77 GPIO12 B 78 GPIO13 B 57 GPIO11 B 113 PWG I 80 RAS3J O 82 RAS2J O 83 RAS1J O 84 RAS0J O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA9 B			Ti Ti
78 GPIO13 B 57 GPIO11 B 113 PWG I 80 RAS3J O 82 RAS2J O 83 RAS1J O 84 RAS0J O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B <			_
57 GPIO11 B 113 PWG I 80 RAS3J O 82 RAS2J O 83 RAS1J O 84 RAS0J O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B <tr< td=""><td></td><td></td><td>-</td></tr<>			-
113 PWG I 80 RAS3J O 82 RAS2J O 83 RAS1J O 84 RAS0J O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B			
80 RAS3J O 82 RAS2J O 83 RAS1J O 84 RAS0J O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B			
82 RAS2J O 83 RAS1J O 84 RAS0J O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B			_
83 RAS1J O 84 RAS0J O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B			-
84 RASOJ O 30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B			_
30 GPCS1J O 163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B			_
163 REFRESHJ B 119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B			
119 ROMKBCSJ B 51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B <td< td=""><td></td><td></td><td>-</td></td<>			-
51 GPCS0J O 162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 144 SD1 B 144<			
162 RSTDRV O 114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 144 SD1 B 143 SD2 B 144 <td></td> <td></td> <td></td>			
114 RTCWJ O 115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 144 SD1 B 143 SD2 B 144 SD4 B 140			_
115 RTCRJ O 174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 144 SD1 B 143 SD2 B 144 SD1 B 141 SD4 B 140			
174 SA19 B 175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 144 SD1 B 143 SD2 B 144 SD1 B 141 SD4 B 140 SD5 B 139			
175 SA18 B 176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 144 SD1 B 143 SD2 B 141 SD4 B 140 SD5 B 138 SD7 B	115	RTCRJ	0
176 SA17 B 177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 144 SD1 B 143 SD2 B 141 SD4 B 140 SD5 B 138 SD7 B	174	SA19	В
177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 144 SD1 B 143 SD2 B 144 SD1 B 141 SD4 B 140 SD5 B 138 SD7 B	175	SA18	В
177 SA16 B 178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 144 SD1 B 143 SD2 B 144 SD1 B 141 SD4 B 140 SD5 B 138 SD7 B	176	SA17	В
178 SA15 B 179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 138 SD7 B	177	SA16	В
179 SA14 B 180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 142 SD3 B 141 SD4 B 140 SD5 B 138 SD7 B			В
180 SA13 B 181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 141 SD4 B 140 SD5 B 138 SD7 B			В
181 SA12 B 183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 138 SD7 B			_
183 SA11 B 184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 141 SD4 B 140 SD5 B 138 SD7 B			В
184 SA10 B 185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B		+	
185 SA9 B 186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 138 SD7 B			-
186 SA8 B 187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
187 SA7 B 189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
189 SA6 B 190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
190 SA5 B 191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
191 SA4 B 192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			_
192 SA3 B 193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
193 SA2 B 194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
194 SA1 B 195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
195 SA0 B 145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
145 SD0 B 144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
144 SD1 B 143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
143 SD2 B 142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
142 SD3 B 141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
141 SD4 B 140 SD5 B 139 SD6 B 138 SD7 B			
140 SD5 B 139 SD6 B 138 SD7 B			
139 SD6 B 138 SD7 B			В
138 SD7 B			
	139	SD6	В
	138	SD7	В
ס אחפן פ	5	SD8	В

386SX Single Chip PC DM&P

Jan Yin Chan Electronics Co.,LTD.

M6117D: System on a chip

Alphabetical Pin List (continued)

Pin no.	Pin name	Туре
6	SD9	В
7	SD10	В
9	SD11	В
10	SD12	В
11	SD13	В
12	SD14	В
13	SD15	В
168	SMEMRJ	0
170	SMEMWJ	0
32	SPKR	0
14	TC	0
2 110	TESTJ	
110	VBAT	Р
1	VCC1	Р
15	VCC2	Р
38	VCC3	Р
46	VCC4	Р
53	VCC5	Р
59	VCC6	Р
76	VCC7	Р

Pin no.	Pin name	Туре
85	VCC8	P
105	VCC9	Р
125	VCC11	Р
137	VCC12	Р
150	VCC13	Р
157	VCC14	Р
182	VCC15	Р
197	VCC16	Р
79	WEJ	0
48	GPIO6	В
128	XD7	В
129	XD6	В
130	XD5	В
131	XD4	В
133	XD3	В
134	XD2	В
135	XD1	В
136	XD0	В
111	XTAL1	1
112	XTAL2	1

Note: B: Bidirectional P : Power pin O : Output I : Input

2.5 Hardware Power-On Setup

Hardware Power-On Setup Table of M6117D

Pin No.	Pin Name	Index	Setup	Configuration
26	DACK6J	34H : D[5]	pull high	5V Vdd
22	DACK3J	34H : D[3]	pull high	M6117D mode select
20	DACK2J	34H : D[2]	pull high	Internal RTC enable
16	DACK0J	34H : D[0]	pull low	M6117D mode select. "1"= D, '0'= C mode
119	ROMKBCSJ	35H : D[7]	pull low	Normal
24	DACK5J	35H : D[6]	pull low	Normal
28	DACK7J	35H : D[5]	pull high	Internal Keyboard Controller enable
18	DACK1J	35H : D[1]	pull high	Memory parity check enable

Section 3: Function Description

The M6117D is designed to perform like Intel • 386SX system with deep green features. Aside from the 386SX core, it contains (1) PS2/AT Keyboard Controller and Mouse, (2) Real Time Clock to store system boot data, (3) Programmable chip select, (4) Integrated System Peripheral to serve the peripheral requests, (5) Power Management Unit to reduce the chip's power consumption efficiently, (6) LS245: TTL data buffer between ISA data bus SD[7:0] and ROM data bus XD[7:0], (7) DRAM Controller for four banks memory module supporting EDO and Fast Page Mode with page interleave and up to 64M bytes space, (8) IDE decoder function. The M6117D offers the following blocks:

- Static 386SX Core
- · Reset and Clock logic
- CPU Interface logic
- DRAM Controller
- · Configuration Registers
- ISA Bus Interface logic
- Control logic
- · Address Decode and Memory Mapping logic
- Data Buffer
- Address Buffer
- ISP Devices (82C37x2, 82C59x2, 82C54, 74LS612)
- Real Time Clock
- Real Time Clock interface
- PS2/AT Keyboard /Mouse Controller
- Keyboard and Speaker logic
- Parity Generation and Checking logic
- Power Management Unit
- WATCHDOG timer
- 16 bits GPIO
- IDE decoder interface
- · Programmable chip select

3.1 Static 386SX Core

The 386SX core is the same as M1386SX of Acer Labs. Inc. and 100% object code compatible with the Intel 386SX microprocessor. System manufacturers can provide 386 CPU based systems optimized for both cost and size. Instruction pipelining and high bus bandwidth ensure short average instruction execution times and high system throughput. Furthermore, it can keep the state internally from charge leakage while external clock to the core is stopped without storing the data in registers. The power consumption here is almost zero when clock stops. The internal structure of this core is 32-bit data and address bus with very low supply current, 116 mA in the conditions of 5.0V, 20MHz, room temperature. Real mode as well as Protected mode are available and can run MS-DOS, MS-Windows, OS/2 and UNIX.

3.2 Reset and Clock logic

The switching power supply sends a PWG (power good signal) to M6117D to generate system reset signals, like RSTDRV, RESETL, and resets the chip to initial state. Also the reset signal can be generated by internal emulation RC reset and shutdown cycle.

There are two clock inputs: BCLK2 and OSC are 2X system clock and 14.318MHz respectively, and three clock outputs: BCLK1, ATCLK1 and CK7M which provide frequency operation for the system board and devices depending on 1X clock used. The BCLK1 is a half frequency of BCLK2. The CK7M derived from the OSC input (divided by 2) is available as the keyboard controller clock when power is on. To increase system performance, the M6117D supports variable AT clocks for faster ISA add-on cards. When the CPU accesses the register programmed special address range, the AT clock changes to a faster speed. The non-programmed address regions keep the normal speed. There are eight programmable frequencies of the ATCLK1 which can change on fly by different specific addresses and determined by D[2:0] of local port 1EH in both high and normal speed. Please refer to Section 4.2 index 1EH. This optional AT clock can achieve a higher performance when a faster add-on card is used.

3.3 Programmable Chip Select logic

For 386SX systems, M6117D generates GPCS0J, GPCS1J to support the memory or I/O device. When general purpose chip select is active, this indicated that an 15-bit channnel address and mask address are used to specify a channel's active address block. When the processor access an address in memory or I/O, the upper 15-bit address are compared to the chip-select channel address and OR'd with the channel mask. This means that the chip select until compares the channel address and ORs the channel mask to A25:A11 for memory address and A15:A1 for I/O address.

3.4 DRAM Controller

The DRAM controller supports Fast Page Mode DRAM and EDO DRAM. The DRAM controller is capable of accessing up to 64 MBytes of local memory, and supporting four banks page interleave of DRAM using 256K, 512K, 1M, 2M, 4M, 16M single sided SIMMs. Page interleave mechanism is able to shorten the memory read/write cycle and raise the data access speed between host and RAM, and works on any two banks with the same DRAM type. Each bank can be disabled through software, please refer to 4.3 memory type configuration and 4.2 index 10H. When using EDO DRAMs, only page mode are enabled. Programmable DRAM timing is provided for RAS pre-charge time and RAS-to-CAS delay to achieve highest performance and reliability, this part is described in 4.2 index 11H and 12H. And they also explain how to use the 256/384KB memory remapping feature in unshadowed

386SX Single Chip PC

DM&P

Jan Yin Chan Electronics Co.,LTD.

M6117D: System on a chip

RAM region from A0000H to FFFFFH. The A0000H to BFFFFH region can set to shadow enable, please refer to index 3CH and 12H. Programmable shadowing features are supported on 32K boundaries between C0000H and FFFFFH regions (768KB..1MB), please refer to 4.2 index 14H and 15H. It also supports •AS only", •AS before RAS" refresh type of DRAMs.

3.5 Configuration Registers

The configuration register controls the whole system of the environment under different frequencies. It enables the system to set these configuration registers to meet the compatible, reliable performance and functional requirements.

3.6 ISA Bus Interface Logic

This block includes the ISA bus state machine, 16-bit or 8-bit commands justified, command wait states and control logic. These signals are compatible with PC/AT standards.

3.7 Control logic

The control logic controls the internal data bus and address bus flow. It also generates proper read-select to internal device and uses multiplexer to choose the correct data output. It selects the correct address bus for DMA and refresh cycles to send to system.

3.8 Address Decode and Memory Mapping logic

The 16-bit address decode-circuit fully decodes the BIOS ROM, keyboard controller, internal ISP devices, real time clock, port 61H, and configuration registers. When remap is enabled, it decodes the remap memory to the end of DRAM.

3.9 Data Buffer

This block generates signals which control data transfer between the CPU core data bus, memory data bus and ISA data bus during CPU cycles, ISA bus cycles, DMA cycles and master cycles. Moreover, we added LS245, TTL data buffer between ISA data bus SD[7:0] and ROM data bus XD[7:0], on the ASIC. So that users could save some external TTL logic.

3.10 Address Buffer

The address buffer generated at address SA1, SA0 and BHEJ for ISA bus, initiates the byte-enable signal at DMA and master cycles.

3.11 ISP Devices (82C37x2, 82C59x2, 82C54, 74LS612)

The integrated system peripheral (ISP) devices are built-in, thus no 82C206 is required. There are two 82C37s, two 82C59s, one 82C54 and one 74LS612 built-in devices.

Note: The function of 82C54 has some limitations, please see appendix C.

3.12 Real Time Clock

The real time clock (RTC) device is built-in, thus no external RTC is required. If the user does not use the internal RTC for something else, then it can be disabled by hardware setting, please refer to 2.5 Hardware setting.

3.13 Real Time Clock Interface logic

The M6117D provides address strobe (AS), RTC write and read (RTCWJ and RTCRJ) signals to support external ral time clcok (RTC).

3.14 PS2/AT Keyboard/Mouse Controller

The PS2/AT keyboard controller (KBC) device is built-in, and support with Mouse, thus no external KBC is required. If the user does not use the internal KBC for something else, then it can be disabled by hardware setting, please refer to 2.5 Hardware setting.

3.15 Keyboard and Speaker logic

This block emulates the keyboard controller fast-RC and fast gate-A20 functions for maximum performance. It combines with port 61H at this block to generate speaker signal.

3.16 Power Management Unit

The M6117D Power management unit includes SMM, I/O trap, APM, external SMI switch control and programmable clock timeout unit for I/O device. The PMU strictly controls and dramatically reduces overall system power This is accomplished via the activity consumption. monitors which detect the system inactivity timer timeout, and signals the power saving device to remove the power sources from various peripherals. The M6117D provides one timer from one-second to 300 minutes to monitor the system states (ON/DOZE/ STANDBY/ SUSPEND modes). The M6117D provides an LED flash control to indicate the system state status. The M6117D supports external SMI switch into suspend mode, SMI setup, and wakeup events (RTC alarm). The M6117D also provides the interaction control for SMIJ and CPURST.

3.17.1 SMM Control Logic

M6117D supports internal 386SX core SMM mode, the M6117D will record these SMI events as :

a. Time-out events : PMU - Mode timeout

b. I/O trap events : VGA device access

harddisk device access line-printer device access General I/O port access General memory ports access

Page 16 Chip PC Jan Yin Chan Electronics Co,. LTD. M6117D 386SX Single

Jan Yin Chan Electronics Co.,LTD.

386SX Single Chip PC DM&P

c. External device events: IRQ • active

M6117D: System on a chip

DRQ • active Input devices active External suspend-switch

RTC alarm SMI setup-switch

d. Software SMI event

3.17.2 APM

The APM (Advanced Power Management interface) creates an interface to allow the OS to communicate with the SMM code. The M6117D provides the configuration index 56H bit 6 to generate the software SMIJ signal for APM applications.

3.18 16 bits GPIO +16 sets of GPI/O power control signals

In additiion to 16 independent GPIOs, the M6117D provides 16 expandable GPOs and 16 expandable GPIs. The user can program at most 322 signals to control power, flash disk, IDE, LED... and so on application for peripheral devices. Please refer to Section 4.9.

3.19 WATCH DOG timer

The M6117D has watchdog timer function for monitoring whether the system is still work or not after a period of time. If the system happened some error or hanged up, it cause the timer timed out, then a system reset or NMI or IRQ may happen decided by BIOS programming. The WATCHDOG timer source is 32.768 Khz frequency to counter a 24 bits counter such that the timer range is from 30.5 usecs to 512 secs with resolution 30.5 usecs. Please refer to Section 4.10.

3.20 IDE decoder interface

The M6117D adds IDE decoder interface for PIO mode signal. It provides one channel connected with external HDD by decoding SA[15:0] with two kinds of channel selectable.

	HDCS0J	HDCS1J
primary channel	1F0 - 1F7	3F6
secondary channel	170 - 177	376

The read/write configuration register is the first index to be processed. On board I/O port 22h is the index register and I/O port 23h is the data register. To read a configuration register, write the index value to I/O port 22h in advance, then read data from I/O port 23h. To write a configuration register, write the index value to I/O port 22h, then write data to I/O port 23h. For instance, if we want to read the data of configuration register which index is 10h, the steps are:

- 1) Write 10h (index) to I/O port 22h
- 2) Read data from I/O port 23h

If we want to write data 55h to configuration register which index is 12h, then the steps are:

- 1) Write 12h (index) to I/O port 22h
- 2) Write data 55h to I/O port 23h

*The steps of locking/unlocking the configuration registers:

OUT 22h, 13h (Enable 13h) OUT 23h, C5h (Unlock) OUT 22h, XXh (XX = Configuration Index) OUT 23h, YYh (YY = Configuration data) OUT 22h, XXh OUT 23h, YYh (Configuration can be written repeatedly) OUT 22h, 13h (Enable 13h) OUT 23h, 00h (Lock)

4.2 Hardware Power-On setup

Refer to Section 2.5 Hardware power on setup table.

Section 4: Configuration Registers

4.1 How to read/write to configuration registers

Fax: (02) 2299-1883

4.3 Memory Controller

DM&P

4.3.1 How to enable/disable memory controller

Memory Controller will be enabled if D[7] of index 20h is set to 1, or is disabled if reset D[7]. All original DRAM cycles (local memory cycles) will turn to ISA bus cycles when memory controller is disabled. Meanwhile, WEJ and all RAS and CAS signals are driven high when memory controller does not work. In other words, all memory access will be treated as memory accessing on ISA bus. Related timing waveforms, please refer to Section 6.

4.3.2 How to set memory mode

Memory Controller supports Fast Page Mode and EDO DRAMs. D[0] of index 37h is set to select which kind of DRAM. The default is set to 0 to select Fast Page Mode DRAM. When D[0] of index 37h is set to 1, DRAM is set to EDO DRAM. EDO and Fast Page Mode DRAMs can not mix, so only one type of DRAM can exist at the same time. See Table below. There are 32 modes of memory type configuration which supports up to six DRAM types including 256K, 512K, 1M, 2M, 4M and 16M. Moreover, various 30-pin or 72-pin single-sided SIMMs are available on system design. We also offer a memory autosizing method described by flow chart (Section 5.4 -A) to detect memory mode on board as user • reference.


Table 4-3 Memory Type Configuration

Mode	BANK 0	BANK 1	BANK 2	BANK 3	Total Space	PM(4:0)
0	256K*2			1M Bytes	00000	
1	256K*2	256K*2	256K*2	256K*2	2M Bytes	00001
2	256K*2	256K*2	1M *2		3M Bytes	00010
3	256K*2	256K*2	1M *2	1M *2	5M Bytes	00011
4	256K*2	256K*2	4M *2		9M Bytes	00100
5	512K*2				1M Bytes	00101
6	512K*2	512K*2			2M Bytes	00110
7	512K*2	512K*2	1M *2		4M Bytes	00111
8	512K*2	512K*2	1M *2	1M *2	6M Bytes	01000
9	512K*2	512K*2	4M *2		10M Bytes	01001
10	512K*2	512K*2	4M *2	4M *2	18M Bytes	01010
11	512K*2	1M *2			3M Bytes	01011
12	512K*2	1M *2	1M *2		5M Bytes	01100
13	512K*2	4M *2			9M Bytes	01101
14	1M *2				2M Bytes	01110
15	1M *2	1M *2			4M Bytes	01111
16	1M *2	1M *2	1M *2		6M Bytes	10000
17	1M *2	1M *2	1M *2	1M *2	8M Bytes	10001
18	1M *2	1M *2	4M *2		12M Bytes	10010
19	1M *2	1M *2	4M *2	4M *2	20M Bytes	10011
20	1M *2	4M *2			10M Bytes	10100
21	1M *2	4M *2	4M *2		18M Bytes	10101
22	1M *2	4M *2	4M *2	4M *2	26M Bytes	10110
23	2M *2				4M Bytes	10111
24	2M *2	2M *2			8M Bytes	11000
25	2M *2	2M *2	4M *2	4M *2	24M Bytes	11001
26	2M *2	4M *2	-	-	12M Bytes	11010
27	4M *2		-	-	8M Bytes	11011
28	4M *2	4M *2	-	-	16M Bytes	11100
29	4M *2	4M *2	4M *2		24M Bytes	11101
30	4M *2	4M *2	4M *2	4M *2	32M Bytes	11110
31	16M *2	16M *2			64M Bytes	11111

4.3.3 DRAM timing control


(a) Memory write access time insert wait

CASJ precharge time (high time) will last for one more T-cycle before its falling edge if D[7] of index 11h is set to high.



(b) Memory CAS read access time insert wait


When memory read cycles. CASJ active time (low time) will last for one more T-cycle before its rising edge if D[6] of index 11h is set to high.



Fax: (02) 2299-1883


(c) CAS precharge time insert wait

Whatever memory read or write, it will insert 1T wait between the falling edges of both RASJ and CASJ, if D[4] of index 11h is set to high.



(d) RAS active time insert wait


If RAS is originally in miss state, that is RASJ = 1. We are able to prolong the inactive state of RAS for an extra 1T, before its falling edge, if D[3] of index 11h is set to high.



DM&P

(e) Memory miss read RAS to CAS insert wait


When memory read miss. We can add 1T wait between the falling edges of both RASJ and CASJ, if D[2] of index 12h is set to high.



(f) Memory fast write hit insert wait

When memory write hits. This factor is capable of activating CASJ at phase 1 or phase 2 of BCLK2. If D[0] of index 12h is set to low, M6117D will activate CASJ at phase 2. In other words, the active CASJ will lag active RDYOJ by half T-cycle. That is early ready timing. If D[0] of index 12h is set to high, chip will activate CASJ at phase 1. So that active CASJ and RDY0J will be at the same phase.

(A) D[0] of index 12h is low




Fax: (02) 2299-1883

DM&P

M6117D: System on a chip


(B) D[0] of index 12h is high



(g) RAS precharge time insert wait

There are two bits to control RAS precharge timing, one is D[5] of index 11h, another is D[0] of the same index. Table as follows is the precharge time related to bit setting.

Index 11h : D[5]	D[0]	Pre-charge time
0	0	2.5T
0	1	1.5T
1	X	3.5T



4.3.4 DRAM refreshing


DRAM refresh cycle is 256 for every 4ms. However, for some DRAM products, the data at capacitance can be maintained more than 15 us. To get higher system performance, we can slow down refresh period for some DRAM products. By programming index 36h: D[5-4], we can get slow refresh period as follows:

Index 36h : D[5]	D[4]	Refresh period setting
0	0	15 us
0	1	120 us
1	0	15 us
1	1	60 us

We also support three types of DRAM refresh:


(A) RAS only refresh

This kind of refresh will be selected if D[1] of index 10h is set to '0' (low)



(B) CAS before RAS refresh

This kind of refresh will be selected if D[1] of index 10h is set to '1' (high)



tpre: RAS precharge time


Fax: (02) 2299-1883

4.3.5 How to remap memory to top of memory

The address 0C0000h ~ 0FFFFFh is for ROM or reserved area. When this range of RAM is not used as shadow RAM, then the memory is wasted. However, we can use this area of RAM by remapping the higher address to the non-shadow RAM. In order to have continuous memory mapping, the remapping address selects the higher area to do so. For example, if we have 12MB DRAM on board, shadow RAM all disabled, then we can select 13MB (00D00000h) to be the address to remap. There are two remapping types determined by D[1] of index 11h, split (D[1]=0) and move-out (D[1]=1). By programming D[7-4] of index 12h, we can set the split address A23-A20. Memory split remapping can be disabled by programming index 11h: D[2] to 0. Please notice that index 11h: D[2] must be set to 1 and index 11h: D[1] must be set to 0 if you want to enable split remap. Otherwise, the move-out remap is selected when index 11h: D[1] is set to 1. Following are the different cases of memory remapping.


(A) No shadow, split address[23-20] = A[23-20], Remap type = split remap

A19	A18	A17	A16	PA23	PA22	PA21	PA20	PA19	PA18	PA17
0	0	0	Х	0	0	0	0	1	0	1
0	0	1	Х	0	0	0	0	1	1	0
0	1	0	X	0	0	0	0	1	1	1




(B) Shadow Page EF, split address[23-20] = A[23-20], Remap type = split remap

A19	A18	A17	A16	PA23	PA22	PA21	PA20	PA19	PA18	PA17
0	0	0	Х	0	0	0	0	1	0	1
0	0	1	Х	0	0	0	0	1	1	0




(C) Shadow Page CD, split address[23-20] = A[23-20], Remap type = split remap

A19	A18	A17	A16	PA23	PA22	PA21	PA20	PA19	PA18	PA17
0	0	0	Х	0	0	0	0	1	0	1
0	1	0	х	0	0	0	0	1	1	1



(D) No shadow, A[20-23]=1111, Remap type =Move-out remap and memory mode cannot be 10, 19, 21, 22, 25, 28, 29, 30, 31

A19	A18	A17	A16	PA23	PA22	PA21	PA20	PA19	PA18	PA17
1	0	1	Х	0	0	0	0	1	0	1
1	1	0	X	0	0	0	0	1	1	0




386SX Single Chip PC DM&P

Jan Yin Chan Electronics Co.,LTD.

M6117D: System on a chip


(E) Shadow EF, A[20-23] = 1111, Remap type=Move-out remap and memory mode cannot be 10, 19, 21, 22, 25, 28, 29, 30,

A19	A18	A17	A16	PA23	PA22	PA21	PA20	PA19	PA18	PA17
1	0	1	Х	0	0	0	0	1	0	1
1	1	0	X	0	0	0	0	1	1	0




(F) Shadow CD, A[20-23]=1111, Remap type=Move-out remap and memory mode cannot be 10, 19, 21, 22, 25, 28, 29, 30, 31

A19	A18	A17	A16	PA23	PA22	PA21	PA20	PA19	PA18	PA17
1	0	1	Х	0	0	0	0	1	0	1



(G) Shadow EF, A[20-23]=1111, or A[20-23] = 0000, Remap type=Move-out remap and memory mode cannot be 10, 19, 21, 22, 25, 28, 29, 30, 31

A19	A18	A17	A16	PA23	PA22	PA21	PA20	PA19	PA18	PA17
1	1	1	Х	0	0	0	0	1	1	1



4.3.6 Shadow Control

The address 0C0000h~ 0FFFFFh is for ROM or unused areas. When the range address is used for ROM, the system can use RAM to map the area to enhance performance. The address 0C0000~0FFFFFh is also called shadow region. The shadow region can be read/write control. For example, when it is read enable, write disable, the operation of shadow RAM is the same as ROM. By programming index 14h, 15h, BIOS programmer can set the read/write control function to initialize the system. Suppose 0C0000h~0C7FFFh video ROM is present, and 0C0000h~ 0C7FFFh region wants to be shadowed, then the setup steps are:

- (1) Index 14h: D[1-0] = 00, Shadow region 0C0000h ~ 0C7FFFh read/write both disable. Allow the process to be read from ROM only.
- (2) Index 14h: D[1-0] = 10, Shadow region 0C0000h ~ 0C7FFFh read disable, write enable. Allow the process to be read from ROM and write to DRAM (Shadow RAM). Then video ROM data copies to shadow RAM region.
- (3) Index 14h: D[1-0] = 01, Shadow region 0C0000h ~0C7FFFh read enable, write disable. Allow the operation to be read from DRAM. The video ROM read process is via shadow RAM 0C0000h~ 0C7FFFh region, not via video ROM.

The range of 0C0000h ~ 0FFFFh partitions to eight blocks, each block is 32KB. Each shadow region block can be shadow read/write disabled or enabled by programming index 14h, 15h.

The A0000h ~ B0000h region can set to shadow enable. If host read/write this region, the data will read/write from local memory when enable shadow.

How to set shadow A/B region ? Index 3ch:

bit 3 = 0, Disable shadow A/B function

bit 3 = 1, Enable shadow A/B function

Index 12h:

bit 1 = 0, Disable shadow A/B region. All access to A/B memory region will pass to ISA

bit 1 = 1, Enable shadow A/B region. All access to A/B memory region will be at local memory.

Only both the index 3ch and 12h enable, the shadow A/B region will enable.

4.3.7 BIOS ROM control

386SX Single Chip PC

Jan Yin Chan Electronics Co.,LTD.

DM&P

M6117D: System on a chip

The size of BIOS ROM can be 64KB or 128KB. When using 64KB BIOS ROM, then index 10h:D[0] sets to '0', and the address used can be 0F0000h~0FFFFFh or 0FF0000h~0FFFFFh. When 128KB BIOS ROM is used, index 10h:D[0] sets to '1' and the address used is 0E0000h~ 0FFFFFh. The BIOS ROM can be replaced by flash ROM to support ROM BIOS updatable by software program. Flash ROM is writable by activating write enable pin. Before writing data to flash ROM, we have to set index 20h: D[2] to '1'. Otherwise, flash ROM cannot accept it.

4.3.8 On board 15M~ 16M memory enable/disable control

On board $0F00000h \sim 0FFFFFFh$ memory can be enabled/disabled by programming index 10h: D[2]. When D[2] =0, the on board 15M $\sim 16M$ memory will be recognized as local memory. When D[2] =1, the on board $15M \sim 16M$ range memory will not be recognized, and will be treated as ISA range.

4.4 ISA Bus Interface Control

The ISA bus controller and ISP devices are developed and verified by ALi's M1487/M1489 series.

4.4.1 ISA ATCLK frequency control

After powering-on, the default value of ISA ATCLK is 7.159 Mhz, this clock is changed by programming index 1Eh: D[2:0] to set to different frequencies to meet the system designer requirements.

Index 1Eh

D[2]	D[1]	D[0]	ATCLK
0	0	0	7.159 Mhz (def)
0	0	1	PCLK2/3
0	1	0	PCLK2/4 PCLK2/3
0	1	1	PCLK2/5
1	0	0	PCLK2/6
1	0	1	PCLK2/8
1	1	0	PCLK2/10
1	1	1	PCLK2/12

Note: PCLK2 means doubled CPU clock

To make sure the system boots normally, the default ATCLK is 7.159 Mhz. So system can boot at any CPU frequency. After powering on, BIOS can detect the CPU frequency, and set the desired AT clock frequency. For example, if CPU running at 40 Mhz, the PCLK2 will be 80 Mhz and if we choose D[2-0] = 110, this means ATCLK =PCLK2/10, then ATCLK is 8 MHz. Note: The 82C54 has some limitations which require ISA ATCLK set as 7.159 MHz. Please refer to Appendix C.

4.4.2 I/O Recovery Control

For old slow ISA cards, I/O recovery time must be added to back ISA I/O commands. If an I/O writes too fast, the previous I/O write data will be overlaid by the later one, so the card will fail. The I/O recovery time recommends value of 500 ns and set by index 33h: D[7-4]. Notice that you have to enable the I/O recovery time in advance, otherwise index 33h: D[7-4] will not work. We separated on-chip decoded I/O port control and general purpose I/O port control to index 33h: D[2] and D[3] respectively.

Index 33h

D[7-4]	I/O recovery time		
0000	0 (default)		
0001	250 ns		
0010	500 ns		
0011	750 ns		
0100	1000 ns		
0101	1250 ns		
0110	1500 ns		
0111	1750 ns		
1000	2000 ns		
1001	2250 ns		
1010	2500 ns		
1011	2750 ns		
1100	3000 ns		
1101	3250 ns		
1110	3500 ns		
1111	3750 ns		

D[3]	I/O recovery		
0	disable		
1	enable		

D[2]	On chip I/O recovery		
0	disable		
1	enable		

4.4.3 ISA high speed change on fly

Since ISA bus is slow, our ISA high speed change-on-fly function permits ISA card operating in higher ATCLK during specific I/O or memory accessing cycles. Index 16h ~ 18h are used to define and mask ISA memory address set 1 which will fly to higher ATCLK frequency when setting addresses are matched. Index 19h~ 18h are used to define and mask ISA memory address set 2 which will fly to higher ATCLK frequency when setting addresses are matched. Index 1Ch~ 1Dh are used to define and mask ISA I/O address. For instance, if the CPU clock is 40 Mhz, PCLK2 = 80 Mhz and Index 1Eh: D[2:0] = 011, then the AT clock will be PCLK2/5 = 16 Mhz in normal speed address, and PCLK2/4 = 20 Mhz in high speed address.

High frequency	Index 1Eh : D[2:0]	Normal frequency
7.159 MHz	000	7.159 Mhz
PCLK2/2	001	PCLK2/3
PCLK2/3	010	PCLK2/4
PCLK2/4	011	PCLK2/5
PCLK2/5	100	PCLK2/6
PCLK2/6	101	PCLK2/8
PCLK2/8	110	PCLK2/10
PCLK2/10	111	PCLK2/12

Normal frequency goes to high frequency when address matches. High frequency goes back when address does not match.

4.5 Power Management

In M6117D internal circuit, it has an internal signal SMIJ which is used to inform system to enter Power Management (Hyper State Mode; HSM) space if an event happens. However, there are other extra choices to achieve power management. They are NMI, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7, IRQ9, IRQ10, IRQ11, IRQ12, IRQ14, and IRQ15. Chip only switches the SMI signal to internal NMI or IRQs if it is selected when an event happens. Index 55h: D[1-0] and Index 38h: D[3-0] determine which one is selected. *Please refer to Appendix A and B for CPU information in this section.*


Index 55h

Index 55h : D[1-0]	Index 38h : D[3-0]	timing selection
00	XXXX	SMI timing support
01	XXXX	NMI timing support
10	XXXX	IRQ15 timing support
11	0011	IRQ3 timing support
11	0100	IRQ4 timing support
11	0101	IRQ5 timing support
11	0110	IRQ6 timing support
11	0111	IRQ7 timing support
11	1001	IRQ9 timing support
11	1010	IRQ10 timing support
11	1011	IRQ11 timing support
11	1100	IRQ12 timing support
11	1110	IRQ14 timing support
11	others	reserved

Notice that the system is not going to enter HSM space if you choose NMI or other IRQs timing support. All power management using NMI and other IRQs timing are handled by software.

4.5.1 SMI Structure

Like other green CPUs, M6117 needs a special memory space to place Hyper State Mode (HSM) routine if you would like to use M6117 deep green features. We can enter HSM space by hardware SMIJ (System Management Interrupt) or instruction BRKPM, OP code: 0F1h, and return by instruction RETPM, OP code: 0D6h, 0E6h. How to use power management functions efficiently to minimize the system power consumption is a challenge.



4.5.2 System Management Interrupt (SMI)

System management interrupt has the most priority to cause M6117D entering HSM space. Like non-maskable interrupt (NMI), M6117D will jump to SMI entry point or starting address, ROM area 0FFFFF90h in default, after accepting SMI, this chip thus has entered HSM space. Depending on different applications, we can also change the page address of SMI entry point by way of updating the value of UGRS' which is a special 32-bit register in M6117 CPU core. For instance, if we write 0A0000h to UGRS before activating SMI, then M6117 will jump to 00AFF90h when SMI asserts. Following is a short sample of assembly code to implement the example above.

MOV EAX, 0A0000h ; LDUSR UGRS, EAX DB 0D6h, 0CAh, 03h, 0A0h

4.5.3 Enter and Exit the HSM(Hyper State Mode) space

If we select SMI to implement Power Management Mode, the CPU will switch memory space to HSM while an event happens. Also, we can use the instruction BRKPM(opcode - DB 0F1h) to enter HSM. The PV monitor interrupt (set by CR03h PMON) and opcode trap(set by CR0Eh TOP and CR0Fh TCON) can do the same operation.

The BRKPM (opcode - DB 0F1h) instruction or any equivalent interrupt transfers the values, which have been set before its generation with the registers indispensable in controlling the processor operation, to the high-order general purpose registers(shown below), and then switches the processor space to shift control to the specific physical addresses. Then CPU is brought to the following reset state:

> 16-bit context **Real Mode Addressing Paging Off** Interrupt Disable

SMI, BRKPM instruction PV monitor, and opcode trap

GR31	CR00h	- CR0
GR30	EFLAGS	
GR29	AR1	- CS-LIMIT
GR28	SR1	- CS-BASE
GR27	EIP	
GR26		
GR25		CS

EXP monitor

GR31	CR00h	- CR0		
GR30	EFLAGS			
GR29	AR1	- CS-LII	TIN	
GR28	SR1	- CS-BASE		
GR27	EIP			
GR26			EXT#	
GR25		С	S	

The RETPM (opcode - DB 0D6h 0E6h) instruction causes the reverse operation of the BRKPM instruction. It returns control to the normal context. Note that save/restore is done only for CR00h, AR1, EFLAGS, SR1, EIP, and CS for both BRKPM and **RETPM** instructions. Therefore, the contents of the other registers must be saved and restored by software.

When the original operating system is in protected mode and we enter HSM space, we need to handle the segment base and attribute registers carefully when the segment register is changed. Also, we can get other information from reading the GR31 - GR25 to do our application.



4.6 The way to generate system management interrupt

4.6.1 Mode timer time-out

There is a Mode timer in power management unit of M6117D, this is based on 14.318 Mhz frequency input. There are four time bases 1 sec, 10 secs, 1 min and 10 mins. The timer counter is from 0 to 15, so the combinations are as follows:

Time	Time base			
count	1 sec	10 sec	1 min	10 min
0	0 sec	0 sec	0 min	0 mins
1	1 sec	10 secs	1 min	10 mins
2	2 secs	20 secs	2 mins	20 mins
3	3 secs	30 secs	3 mins	30 mins
4	4 secs	40 secs	4 mins	40 mins
5	5 secs	50 secs	5 mins	50 mins
6	6 secs	60 secs	6 mins	60 mins
7	7 secs	70 secs	7 mins	70 mins
8	8 secs	80 secs	8 mins	80 mins
9	9 secs	90 secs	9 mins	90 mins
10	10 secs	100 secs	10 mins	100 mins
11	11 secs	110 secs	11 mins	110 mins
12	12 secs	120 secs	12 mins	120 mins
13	13 secs	130 secs	13 mins	130 mins
14	14 secs	140 secs	14 mins	140 mins
15	15 secs	150 secs	15 mins	150 mins

e.g. There are two possible settings for two minutes, (a) 10 secs time base, time count is 12.

(b) 1 minute time base, time count is 2.

The BIOS should choose the small time base to reduce time shift. In other words, small time base is more precise than bigger time base.

The configuration register index 64h is the timer setting.

Index 64h

D[7-4]	Time count
0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9
1010	10
1011	11
1100	12
1101	13
1110	14
1111	15

Index 64h

D[2]	Timer count/reset
0	Timer reset
1	Timer count

D[1-0]	Time base
0 0	1 second
0 1	10 seconds
10	1 minute
11	10 minutes

Once the mode timer counter is equal to the time count setting, then the time-out occurs. Time-out will generate a system management interrupt and index 5Bh will show 06h to manifest the interrupt cause. Notice that you should set index 59h: D[5] to '1' to activate mode timer even if you have already set the index 64h. We can prolong time delay for double of our time setting by programming index 69h: D[4] to '1' which is double counter time base control bit. When timer is enabled, any access to monitored device range, the corresponding timer will reset and restart counting until time-out is reached. For instance, mode timer will be reset when any key on keyboard is pressed for keyboard is the most possible monitored peripheral device.

Jan Yin Chan Electronics Co,. LTD. M6117D 386SX Single

4.6.2 Interrupt request active

System will generate SMI as soon as any channel of 8259. IRQ happened if we have already programmed index 5Ch and 5Dh. System • definite instant SMI cause from it has the most priority among all interrupts. Moreover, index 57h:D[3] and index 5Ah :D[5] should be set to '1' to enable IRQ trigger SMI. Index 5Bh will show 08h after this SMI has occurred.

Index	5Ch	Index	5Dh
D[7]	IRQ7 selected	D[7]	IRQ15 selected
D[6]	IRQ6 selected	D[6]	IRQ14 selected
D[5]	IRQ5 selected	D[5]	IRQ13 selected
D[4]	IRQ4 selected	D[4]	IRQ12 selected
D[3]	IRQ3 selected	D[3]	IRQ11 selected
D[2]	NMI selected	D[2]	IRQ10 selected
D[1]	IRQ1 selected	D[1]	IRQ9 selected
D[0]	IRQ0 selected	D[0]	IRQ8 selected

The M6117D has 49 configuration registers, these registers reside at I/O port 23H (read/write), with index at output port Table 4-1 lists the internal registers summary. Section 4.2 describes the bit function of internal registers. Table 4-3 lists memory type configuration.

4.6.3 DMA channel request active

System will generate SMI as soon as any channel of 8237 • DRQ happened if we have already programmed index 5Eh, besides index 57h :D[7] and index 5Ah : D[6] should be set to '1' to enable DRQ trigger SMI. Here, index 5Bh will show 09h after this SMI has occurred.

Index 5Eh

D[7]	DRQ7 selected
D[6]	DRQ6 selected
D[5]	DRQ5 selected
D[4]	DRQ4 selected
D[3]	DRQ3 selected
D[2]	DRQ2 selected
D[1]	DRQ1 selected
D[0]	DRQ0 selected

4.6.4 IN access

IN access will happen when monitoring IRQ12, IRQ4, IRQ3 and IRQ1 (always enable) are asserting. Index 66h:D[7-5] is to define which IRQ channel is enabled as IN access, notice that IRQ1 is always enabled. SMI occurs when monitoring IN access is activating and then index 5Bh will show 0Ah.

Index 66h

D[7]	IN monitor IRQ3 select
D[6]	IN monitor IRQ4 select
D[5]	IN monitor IRQ12 select

4.6.5 External switch

There are two external trigger signals to generate SMI, external SMI switch input (EXTSW2) and external suspend switch input (EXTSW1), both of them have the same function-trigger SMI. Index 58h :D[7-6] are the enable bits to EXTSW2 and EXTSW1 respectively. Each input trigger polarity can choose low-to-high active or high-to-low active or both depending on index 67h: D[1-0] respectively. These two input pins has internal debouncing circuit to prevent the miss action. But you can bypass internal debouncing circuit . Index 37H: D[5:4] are enable bits to bypass EXTSW2 and EXTSW1 internal debouncing circuit respectively. Index 5Bh will show 0Ch if SMI cause from EXTSW1 and 10h if SMI cause from EXTSW2.

4.6.6 Real Time Clock alarm

System will generate SMI when IRQ8 assert, if RTC has properly been programmed and the following control bits is set to '1': index 57h: D[3], index 59h: D[6], index 5Ah: D[5] and index 5Dh:D[0]. Index 5Bh will show 0Dh after this event is asserted.

4.6.7 Software SMI

If index 56h: D[6] is set to '1' and D[7] of the same register is '1', system will generate SMI called software SMI. Index 5Bh will show 0Fh after this event.

4.6.8 VGA access

If index 57h:D[1] and index 5Ah:D[0] are set to '1', then system will generate SMI when memory write address matches 0A0000h~ 0B0000h with index 66h :D[0] is '1', or when I/O write address matches 3B0h~ 3BFh with index 66h :D[1] is '1'. Index 5Bh will show 11h after VGA access event.

4.6.9 Hard Disk Drive access

Hard disk drive operations will trigger SMI by programming following control bits to '1' = Index 57h :D[3], D[2]; 5Ah:D[5], D[1] and 5Ch : D[5]. 12h will be shown on index 5Bh after HDD event.

4.6.10 Line Printer access

If indices 57h: D[4], D[3], 5Ah:D[5], D[2], and 5Ch:D[7] are set to '1', then it enables line printer access to activate SMI. Index 5Bh will show 13h to manifest SMI cause from line printer operation.

4.6.11 General purpose memory address access

If indices 6Ch, 6Dh, 6Eh, 6Fh were programmed in advance and control bits 58h:D[0], 5Ah:D[3], 6Bh:D[1] were set to '1' (enable), then system will generate SMI when memory read/write address matches the address defined in indices 6Ch~6Fh, called GP0 event. For example, If we write 10h to index 6Ch, 0Fh to index 6Dh, 00h to indices 6Eh and 6Fh, set index 58h: D[0], index 5Ah:D[3], index 6Bh: D[1] to high, then system will generate SMI when memory read/write address is the one during 1MB~2MB. Index 5Bh will show 14h after GP0 event.

4.6.12 General Purpose I/O address access

Similar to CP0 access, SMI will occur when I/O read/write address matches the address defined in index 70h, called GP1 event. In addition to programming 70h and 6Bh, index 58h: D[1], index 5Ah:D[4] and index 6Bh:D[0] should be set to '1', thus GP1 event will be enabled and index 5Bh will show 15h if any SMI occurs by GP1 event. Moreover, index 6Bh:D[7-4] offer three kinds of well defined I/O address group to cause GP1 event.


4.6.13 Special instruction to emulate SMI

Instruction BRKPM, OP code = 0F1h, will emulate M6117D entering HSM space as if SMI has occurred. This special instruction is only for emulation or testing, no programming is needed and of course index 5Bh will show nothing when designer uses BRKPM instruction.

4.7 How to enter power saving mode

M6117D can stop internal clock to its CPU core that will reduce almost 80% of its power consumption. Because our chip belongs to pure CMOS process, it will keep the internal states from leaking current when Vcc is still powered on and clock has stopped. There is one control bit, called as power clock stop (PCSTP), in internal control register to determine if M6117D is going to enter power saving mode or not. Here, we have a diagram to show the whole operation on accessing power saving mode. Notice that chip enters power saving mode by executing HALT instruction, and leave by any interrupt or reset.

M6117D Power Saving Mode



Question: How to set PCSTP? (Power Clock Stop)

Answer : MOV EAX, 00008000h DB 0D6h, 0FAh, 03h, 02h

/* MOV PWRCR, EA0 */

4.8 Speed LED flash control

Page 34 Chip PC

Fax: (02) 2299-1883

System Designer can connect an LED to M6117D • CPUSPD pin to show LED flashing as a phenomenon in green mode. There are many varieties of LED flash combination including duty cycle, just program a value to index 71h. Then LED will start flashing.

Index	71h
D[4-2]	LED flash period
000	0.1 sec
001	0.2 sec
010	0.4 sec
011	0.8 sec
100	1.0 sec
101	2.0 sec
110	4.0 sec
111	8.0 sec

Index	71h
D[1-0]	LED duty cycle
00	disable
01	25%
10	50%
11	75%

4.9 General Purpose Output (GPO) and General Purpose Input (GPI)

M6117D support 16 independent GPOs and GPIs. This group of GPOs does not need external 74LS373 to latch as generate purpose output. Also this group of GPIs does not share with ISA data bus, so no external 74LS245 required.

Index 46h: Independent GPI[7-0] value. Default 00h Read only.

Index 47h: Independent GPO[7-0] value. Default 00h Read/Write.

Index 4Ch: Independent GPI[15-8]value. Default 00h Read only.

Index 4Dh: Independent GPO[15-8] value. Default 00h Read/Write.

M6117D supports another 16 expandable GPOs and 16 expandable GPIs. During normal condition, pins XD[7:0] are data bus to peripheral devices. But during cold reset, XD[7:0] is an input pin and latched by internal register - index 68h; the pin ENPOWER is also active at this time to latch XD[7:0] at external 74LS373. Because there is no default value in index 68h and as to XD[7:0] without any pulling resistor. Designer has to connect externally pull-up or pull down resistors to XD[7-0] to initialize index 68h. The index 68h : D[7-0] are both readable and writable. If BIOS wants to change the external 74LS373 latch value. It should first set index 68h :D[7:0] a new value, then write any value to index 73h, that will generate an ENPOWER signal to update 74LS373 latch value. The index value in 68h will appear at XD[7:0] bus and ENPOWER will update the XD value to 74LS373.

Index 3Dh: The high byte GPO value . Default 00h R/W

Index 3Eh: The low byte GPI value. Default 00h Read only.

Index 3Fh: The high byte GPI value. Default 00h Read only.

4.9.1 Generate GPOs method

- (1) Use external 2 X 74373 input connect to SD bus. The latch enable pin connects to ENPOWER.
- (2)Set index 68h and 3Dh to desired GPO value.
- Write index 73h. (3)
- Then data stored in index 68h will be sent to SD[7:0] and XD[7:0]. Data stored in Index 3Dh will be sent to SD[15:8] and ENPOWER will be active.
- (5) The value will be latched by 74373.

4.9.2 Generate GPIs method

- (1) Add external 2 X 74245, the input connects to GPIs, the output connects to ISA SD bus. The OE control connects to ISA REFRESHJ.
- When REFRESHJ is active, the SD will become input and M6117D will use MEMRJ rising edge to latch the SD value.
- Every 15us, the GPIs value will be updated. (3)
- (4) BIOS can read the GPI value through index 3Fh which store SD[15:0] value.

4.9.3 Generate Independent GPIOs as GPO method

- (1) Write the desired value to index 47H, 4DH.
- Choose any GPIO as GPO by program GPIOE index 4EH, 4FH, and desired value will appear on independent GPO pins right away.

4.9.4 Generate Independent GPIOs as GPI method


The M6117D will use IOR 46H, 4CH rising edge to latch the independent GPI value.

DM&P

M6117D: System on a chip

(2) BIOS can read the GPI value through index 46H and 4CH which store independent GPI value.

4.9.5 GPIOs block diagram



4.10 Watchdog timer

The watchdog timer uses 32.768 kHz frequency source to count a 24-bit counter so the time range is from 30.5u sec to 512 sec with resolution 30.5u sec. When timer times out, a system reset, NMI or IRQ may happen to be decided by BIOS programming. Please refer to see Appendix.

4.10.1 How to set the watchdog timer function?

Index 37h:

Bit 6 = 0, Disable watchdog timer

Bit 6 = 1, Enable watchdog timer

Bit 7 = 0, Counter read mode. When read from index 3Bh, 3Ah, 39h, the return value is the setting counter value

Bit 7 = 1, Counter read mode. When bit 7 set from 0 to 1, the counter present value will be latched to buffer. When read from 3Bh, 3Ah, 39h, the return value is the buffer value. The counter will keep on counting. Index 3Ch:

Bit 7 = 0, Read only, Watchdog timer time out event does not happen.

Bit 7 = 1, Read only, Watchdog timer time out event happens.

386SX Single Chip PC DM&P

M6117D : System on a chip

Index 3Bh, 3Ah, 39h: Counter

	3Bh	3Ah	39h	
	D7D0	D7D0	D7D0	
Counter	Most SBit		•east SBit	

4.10.2 How to set the watchdog timer counter?

- Set Bit 6 = 0 to disable the timer
- (2) Write the desired counter value to 3Bh, 3Ah, 39h.
- Set Bit 6 = 1 to enable the timer, the counter will begin to count up. (3)
- (4) When counter reaches the setting value, the time out will generate signal setting by index 38h bit[7:4]
- (5) BIOS can read index 3Ch Bit 7 to decide whether the Watchdog timeout event will happen or not.

Index 38h: Bit[7:4]: time out generate signal select

	time out gonerate eig
Index 38h	timeout generate
D[7:4]	signal
0000	Reserved
0001	IRQ3
0010	IRQ4
0011	IRQ5
0100	IRQ6
0101	IRQ7
0110	IRQ9
0111	IRQ10
1000	IRQ11
1001	IRQ12
1010	IRQ14
1011	IRQ15
1100	NMI
1101	System reset
1110	Reserved
1111	Reserved


4.10.3 How to read the watchdog timer counter value when its counting?

- (1) Set Bit 7 = 1 to latch value
- (2) Read the value in register index 3Bh,3Ah,39h. Then this is the on going value of counter.

4.10.4 How to clear the watchdog timer counter?

(1) Set Bit 6 = 0 to disable timer. This will also clear counter at the same time.

4.10.4 Watchdog timer block diagram




Jan Yin C 8F-1,No.2 ,. LTD. M6117D 386SX Single Chip PC Hsin Chuang city Taipei Hsien, Taiwan, R.O.C. Tel: 886-(02) 2298-0770 Page 37

Fax: (02) 2299-1883

DM&P

M6117D: System on a chip



4.11 IDE interface

How to select IDE interface?

Write index 3Ch bit[0] to select IDE channel as primary or secondary.

Index 3Ch : D[0]	D [0] = 0	D[0] = 1
Channel	Primary	Secondary
HDCS0J	1F0 - 1F7	170 - 177
HDCS1J	3F6	376

4.12 General Purpose Chip Select


M6117D define two general purpose chip select output pin with programmable address and range of memory and I/O access. In addition to that, it also can be programmed as actived by either memory or I/O read / write command.

4.12.1 How to setting General Purpose Chip Select?

- (1) Set Index 44h: D[0] to decide GPCS0J represent memory or I/O access.
- (2) Set Index 41h: D[7~0] and Index 40h: D[7~1] to decide starting address A[25-11] or A[15-1] depend on memory or I/O, respectively
- (3) Set Index 43h: D[7~0] and Index 42h: D[7~1] to decide the address range by mask A[25-11] or A[15-1] depend on memory or I/O, respectively. E.g. for memory case, mask A[11] will cause no comparison of A[11], which means the decode cover 4K byte memory range started from starting address defined in step (2).
- (4) Set Index 40h: D[0] = 1 to enable GPCS0J. If GPCS0J represent address decode only, then the procedure is finished.
- (5) If GPCS0J need to "filter" out read or write command, then Index 44h: D[5~2] can be used to select read or write command to qualify decode. I.e. for memory access case, set Index 44h: D[2] = 1 cause GPCS0J active only happen when I/O read cycle. This is typical case to protect device from incorrectly write data in.


Please refer to see Appendix.

4.12.1 How to setting General Purpose Chip Select?



M6117D: System on a chip





4.12 Register Summary

Port	Index	Attribute	Register
22H		R/W	Index register.
23H	10H	R/W	ROM size, refresh type and DRAM mode setting.
23H	11H	R/W	Memory Controller function setting.
23H	12H	R/W	Split address and miscellaneous function
23H	13H	R/W	Lock register
23H	14H	R/W	Page CD shadow area setting
23H	15H	R/W	Page EF shadow area setting
23H	16H	R/W	ISA high speed memory range setting (group 1)
23H	17H	R/W	ISA high speed memory range setting (group 1)
23H	18H	R/W	ISA high speed memory range setting (group 1)
23H	19H	R/W	ISA high speed memory range setting (group 2)
23H	1AH	R/W	ISA high speed memory range setting (group 2)
23H	1BH	R/W	ISA high speed memory range setting (group 2)
23H	1CH	R/W	ISA high speed I/O range setting (group 1)
23H	1DH	R/W	ISA high speed I/O range setting (group 1)
23H	1EH	R/W	ISA AT Clock Definition
23H	20H	R/W	Address remap setting in Power saving mode
23H	30H	R	Clock speed status
23H	31H	R/W	Fast RC and Gate A20 setting
23H	32H	R/W	ISA high speed switching
23H	33H	R/W	I/O recovery setting

Page 39

DM&P

M6117D: System on a chip

23H	34H	Read Only	Hardware power-on configuration port
23H	35H	Read Only	Hardware power-on configuration port
23H	36H	R/W	Chip version and miscellaneous function
23H	37H	R/W	Watchdog timer / external switch / mouse / IDE / EDO DRAM
			function enable
23H	38H	R/W	Watchdog time out report signal select / SMI relocate select
23H	39H	R/W	Watchdog timer counter value (byte 0)
23H	3AH	R/W	Watchdog timer counter value (byte 1)
23H	3BH	R/W	Watchdog timer counter value (byte 2)
23H	3CH	R/W	Watchdog time out dispatch / Memory shadow AB / IRQ level / EDO timing detect / IDE channel function selection
23H	3DH	R/W	GPO high byte storage register
23H	3EH	Read Only	GPI low byte storage register
23H	3FH	Read Only	GPI high byte storage register
23H	40H	R/W	Chip select 0 channel address A[7-1]
23H	41H	R/W	Chip select 0 channel address A[15-8]
23H	42H	R/W	Chip select 0 channel mask address MSA[7-1]
23H	43H	R/W	Chip select 0 channel mask address MSA[15-8]
23H	44H	R/W	Configure general purpose chip select
23H	45H	R/W	Configure general purpose chip select
23H	46H	Read Only	Independent GPI [7:0] storage register
23H	47H	R/W	Independent GPO[7:0] storage register
23H	48H	R/W	Chip select 1channel address A[7:1]
23H	49H	R/W	Chip select 1channel address A[15:8]
23H	4AH	R/W	Chip select 1 channel mask address MSA[7-1]
23H	4BH	R/W	Chip select 1 channel mask address MSA[15-8]
23H	4CH	Read Only	Independent GPI [15:8] storage register
23H	4DH	R/W	Independent GPO[15:8] storage register
23H	4EH	R/W	Independent GPIOE[7:0]
23H	4FH	R/W	Independent GPIOE[15:8]
23H	55H	R/W	Power Management Unit Configuration port (First)
23H	56H	R/W	Power Management Unit Configuration port (Second)
23H	57H	R/W	Mode Select of combination of Idle detection
23H	58H	R/W	Generating SMI source selecting
23H	59H	R/W	Timer time-out selection
23H	5AH	R/W	Peripheral access selection
23H	5BH	R/W	SMIJ cause setting
23H	5CH	R/W	IRQ event channel selected control (First)
23H	5DH	R/W	IRQ event channel selected control (Second)
23H	5EH	R/W	DRQ event channel selected control

Table 4-10 Configuration registers (continued)

Port	Index	Attribute	Register
23H	64H	R/W	Mode timer setting
23H	66H	R/W	VGA and IN monitor setting
23H	67H	R/W	EXTSW1/EXTSW2 input polarity select
23H	68H	R/W	Power on latched power control initial status
23H	69H	R/W	Timer counter status setting
23H	6AH	Read Only	DOZE, STANDBY and SUSPEND timer time-out status
23H	6BH	R/W	GP1 address function
23H	6CH	R/W	Define GP0 memory address A[23-16]
23H	6DH	R/W	Define GP0 memory address A[23-16] mask bits
23H	6EH	R/W	Define GP0 memory address A[25-24]
23H	6FH	R/W	Define GP0 memory address A[25-24] mask bits

386SX Single Chip PC DM&P

M6117D: System on a chip

23H	70H	R/W	Define GP1 I/O port address SA[9-2]
23H	71H	R/W	Mode LED function
23H	72H	R/W	Shadow I/O port for the data of port 70H
23H	73H	Write Only	Power control status output command.

0

4.13 Register Bit Definition

The details of M6117D configuration registers are described as follows:

PORT 22H default 00H Description Bit

Index of Configuration register 7~0

PORT 23H default 00H Description

Data of Configuration register if 7~0 unlock register unlocked.

INDEX 10H default 00H Description Bit

7~3 The five bits are used to set the

memory type, the DRAM type is described in memory type table. D[7-4]=PM[3-0] & D3=PM4

2 The on board memory 15M ~ 16M-1

0 : enable 1: disable

Two different refresh types: RAS only 1

or CAS before RAS refresh. 0: RAS only refresh 1: CAS before RAS refresh

0:64KB ROM/EPROM (0F0000~ OFFFF/FF0000~FFFFF) 1:128K ROM/EPROM (0E0000~ OFFFFF/ FE0000~FFFFFF)

Jan Yin Chan Electronics Co.,LTD.

DM&P

INDEX 11H Bit 7	default F8H Description Memory write access time insert wait (BWAIT) 0 : disable 1 : enable	INDEX 13H Bit 7-0	default 00H Description C5h: Unlock configuration Register 00h: Lock Configuration Register
6	Memory CAS read access time insert wait (CASLWT) 0 : disable 1 : enable	INDEX 14H Bit 7	default 00H Description Shadow RAM 0D8000~0DFFFF write 0 : disable 1 : enable
4	Slow RAS precharge time 0 : see bit 0 below 1 : 3.5T CAS precharge time insert wait for RAS to	6	Shadow RAM 0D8000~0DFFFF read 0 : disable 1 : enable
•	CAS delay (CASHWT) 0 : disable 1 : enable	5	Shadow RAM 0D0000~0D7FFF write 0 : disable 1 : enable
3	RAS active time insert wait (RWAIT) 0 : disable 1 : enable	4	Shadow RAM 0D0000~0D7FFF read 0 : disable 1 : enable
2	Memory remap 0 : disable 1 : enable	3	Shadow RAM 0C8000~0CFFFF write 0 : disable 1 : enable
1	Select re-map mode 0 : split 1 : move-out	2	Shadow RAM 0C8000~0CFFFF read 0 : disable 1 : enable
0	Fast RAS pre-charge time 0: 2.5T 1: 1.5T	1	Shadow RAM 0C0000~0C7FFF write 0 : disable 1 : enable
INDEX 12H Bit 7~4	default 10H Description Split address SP[23-20]	0	Shadow RAM 0C0000~0C7FFF read 0 : disable 1 : enable
2	reserved Memory read miss RAS to CAS insert wait (MCASHWT) 0: disable		
1	1 : enable Shadow RAM 0A0000h~0BFFFh read/write control 0 : disable		
0	1 : enable Memory fast write hit insert phase (FSTWTHIT) 0 : PH2 1 : PH1		

M6117D: System on a chip

386SX Single Chip PC DM&P

INDEX 15H Bit 7	default 00H Description Shadow RAM 0F8000~0FFFFF write 0 : disable 1 : enable	INDEX 18H Bit 7~4	default F0H Description ISA high speed memory address mask A[15-12] set 1
6	Shadow RAM 0F8000~0FFFFF read 0 : disable 1 : enable	3~0	ISA high speed memory address A[15-12] set 1
5	Shadow RAM 0F0000~0F7FFF write 0 : disable 1 : enable	INDEX 19H Bit 7~4	default 00H Description ISA high speed memory address A[23-20] set 2
4	Shadow RAM 0F0000~0F7FFF read 0 : disable 1 : enable	3~0	ISA high speed memory address A[19-16] set 2
3	Shadow RAM 0E8000~0EFFFF write 0 : disable 1 : enable	INDEX 1AH Bit 7~4	default FFH Description ISA high speed memory address mask A[23-20] set 2
2	Shadow RAM 0E8000~0EFFFF read 0 : disable 1 : enable	3~0	ISA high speed memory address mask* A[19-16] set 2
1	Shadow RAM 0E0000~0E7FFF write 0 : disable 1 : enable	INDEX 1BH Bit 7~4	default F0H Description ISA high speed memory address mask* A[15-12] set 2
0	Shadow RAM 0E0000~0E7FFF read 0 : disable 1 : enable	3~0	ISA high speed memory address A[15-12] set 2
INDEX 16H Bit 7~4	default 00H Description ISA high speed memory address A[23-20] set 1	INDEX 1CH Bit 7~4	default 00H Description ISA high speed I/O address A[9-6] ISA high speed I/O address
3~0	ISA high speed memory address A[19-16] set 1		A[5-2]
INDEX 17H Bit 7~4	default FFH Description ISA high speed memory address mask A[23-20] set 1	INDEX 1DH Bit 7~4	default FFH Description ISA high speed I/O address mask* A[9-6]
3~0	ISA high speed memory address mask A[19-16] set 1	3~0	ISA high speed I/O address mask* A[5-2]
		* Mask Bit =	1 : Compare this address bit. 0 : Do not compare this address.

Jan Yin Chan Electronics Co.,LTD.

DM&P

INDEX 1EH Bit 7~3	default 00H Description reserved	INDEX 30H Bit 7~4	default 08H Description reserved, must be 0
2~0	ATCLK1 Definition High Freq. ATCLK[2:0] Normal Freq. 14.318/2 0 0 0 14.318/2 PCLK2/2 0 0 1 PCLK2/3	3	CPU speed, read only. 0 : low 1 : high
	PCLK2/3 0 1 0 PCLK2/4 PCLK2/4 0 1 1 PCLK2/5	2~0	reserved, must be 0
	PCLK2/5 1 0 0 PCLK2/6 PCLK2/6 1 0 1 PCLK2/8 PCLK2/8 1 1 0 PCLK2/10 PCLK2/10 1 1 1 PCLK2/12	INDEX 31H Bit 7~6	default 01H Description reserved
INDEX 20H	default 80H	5	Fast reset state 0 : enable
Bit 7	Description DRAM controller	4	1 : disable reserved
	0 : disable 1 : enable	3 ~ 1	reserved, must be 0
6	reserved	0	Fast gate A20 0 : disable
5~4	Allocation remapping when SMI occurs, D3 must be enabled except remapping to ROM area 0 0 : Remap to ROM area 0 1 : Remap to page A,B 1 0 : Remap to page E 1 1 : Remap to page F	INDEX 32H Bit 7	1 : enable default 00H Description ISA I/O high speed 0 : disable 1 : enable
3	Remap SMI routine to local memory when this bit is set to high	6	ISA memory high speed 0 : disable 1 : enable
2	Write to Flash ROM 0 : disable	5~1	reserved, must be 0.
	1 : enable	0	Port F1 reset NP 0 : disable
1	DRAM self refresh (Index 10h D[1] must be 1) 0 : disable 1 : enable		1 : enable
0	Force ROM area remapping, disable remapping SMI routine to A, B page in local memory when this bit is set to high.		

386SX Single Chip PC DM&P

INDEX 33H	default 00H	INDEX		ower-on setup, Read only)
Bit 7~4	Description I/O recovery period definition (unit : 250ns)	Bit 7~6	No., Name	Description reserved
3	I/O recovery 0 : disable	5	26, DACK6J	reserved, must be pulled high
	1 : enable	4	199, AEN	ISA clock test mode, when TESTJ = 0
2	On-chip I/O recovery 0 : disable 1 : enable	3	22, DACK3J	reserved, must be pulled high bit is reversed when readout
1	reserved	0	20	
0	Must be 0	2	20, DACK2J	Internal RTC 0 : disable 1 : enable
		1		Reserved
		0	16, DACK0J	reserved, must be pulled low. Read 0=C mode, 1=D mode.
		7	3 5H (Po No., Name 119, ROMKBCSJ	ower-on setup, Read only) Description reserved, must be pulled low.
		6	24, DACK5J	reserved, must be pulled low.
		5	28, DACK7J	Internal Keyboard Controller selection 0 : disable 1 : enable
		4~2		reserved, must be 0.
		1	18, DACK1J	Memory parity check 0 : disable 1 : enable
		0		reserved

Jan Yin Chan Electronics Co.,LTD.

DM&P

INDEX 36H	default 00H	INDEX 38H	default 00H
Bit	Description	Bit	Description
7	16 bit ISA cycle insert 1 wait	7~4	Watchdog timer time out report signal
	0 : disable		select
	1 : enable		0000: Reserved
			0001: IRQ3 selected
6	PS/2 mouse IRQ12 timing		0010: IRQ4 selected
	0 : direct connect IRQ12 to 8259		0011: IRQ5 selected
	1 : send IRQ12 to 8259 after latch		0100: IRQ6 selected
			0101: IRQ7 selected
5~4	Slow refresh control bits : Refresh		0110: IRQ9 selected
	period		0111: IRQ10 selected
	0 0 : 15 us		1000: IRQ11 selected
	0 1 : 120 us		1000: IRQ11 selected
	1 0 : 15 us		
	11: 60 us		1010: IRQ14 selected
3	reserved, must be 0		1011: IRQ15 selected
-	, , , , , , , , , , , , , , , , , , , ,		1100: NMI selected
2~0	Chip version (Read only)		1101: system reset selected
	010 : M6117D		1110: Reserved
			1111: Reserved
INDEX 37H	default 00H	3~0	SMI relocate to IRQ
Bit	Description		0000: depend on Index 55H setting
7	Latch Watchdog timer value and		0001: Reserved
•	counter read mode.		0010: Reserved
	0: When read from		0011: IRQ3 timing support
	Index3BH,3AH,39H, the read value is		0100: IRQ4 timing support
	the setting counter value		0101: IRQ5 timing support
	1: When bit 7 set from 0 to 1, the		0110: IRQ6 timing support
	counter present value will be latched		0111: IRQ7 timing support
	to buffer. When read from Index		1000: Reserved
			1001: IRQ9 timing support
	3BH,3AH,39H, the read value is the		1010: IRQ10 timing support
	buffer value. The counter will keep on		1011: IRQ11 timing support
0	counting.		1100: IRQ12 timing support
6	Watchdog timer		1101: Reserved
	0: disable		1110: IRQ14 timing support
_	1: enable		1111: Reserved
5	EXTSW2 de-bouncing circuit		TTT. Rederved
	0: enable internal de-bouncing circuit	INDEX 39H	default 00H
	1: bypass internal de-bouncing circuit	Bit	Description
4	EXTSW1 de-bouncing circuit	7~0	Watchdog timer counter value, byte 0
	0: enable internal de-bouncing circuit	1 -0	waterloog timer counter value, byte o
	1: bypass internal de-bouncing circuit	INDEX 24H	default 001 I
3	Reserved, must be 0	INDEX 3AH	default 00H
2	Internal mouse selection	Bit	Description
	0: disable	7~0	Watchdog timer counter value, byte 1
	1: enable	INDEN ABO	1.6.11.0011
1	Reserved, must be low	INDEX 3BH	default 00H
		Bit	Description
0	EDO DRAM mode	7~0	Watchdog timer counter value, byte 2
	0: disable		3Bh 3Ah 39h
	1: enable		D7D0 D7D0 D7D0
		Counter	Most SBiteast SBit
		ı	

M6117D: System on a chip

386SX Single Chip PC DM&P

INDEX 3CH	default 00H	0	1: PS2 IRQ1 timing enable
Bit	Description	· ·	0: disable
7	Watchdog timer time out		o. diodolo
•	0: not happened	INDEX 43H	default 00H
	1: happened	Bit	Description
6	Reserved	7~0	Chip select 0 channel mask address
5	Reserved	7 0	MSA[15-8]. 0=compare, 1= don't care.
4	Reserved		mortino oj. o-compare, 1- dont care.
3	Memory Shadow A, B page function	NDEX 44H	default 00H
3	0: disable	Bit	
	1: enable	Dil 7~6	Description Reserved
2		7~0	Reserveu
2	IRQ Level trigger selection.	E	CDCCO Lavialify with ICA MEMD
	0: negative level trigger	5	GPCS0J qualify with ISA MEMR.
4	1: level trigger		1:enable
1	EDO DRAM timing detect mode	4	0:disable
	0: disable	4	GPCS0J qualify with ISA MEMW
•	1: enable		1:enable
0	IDE channel selection		0:disable
	0: primary channel selected	3	GPCS0J qualify with ISA IOR.
	1: secondary channel selected		1:enable
			0:disable
INDEX 3DH	default 00H	2	GPCS0J qualify with ISA IOW.
Bit	Description		1:enable
7~0	GPO signals.		0:disable
	When write index 73H, Bit 7~0 will sent to	1	Configure channel 0 16/8 bits
	SD[15:8]		1:enable 16 bits
			0:enable 8 bits
INDEX 3EH	default 00H	0	Configure channel 0 address
Bit	Description		1:enable memory address A[25-11]
7~0	GPI signals.		0:enable IO address A[15-1]
	When REFRESHJ is active, the SD will		• •
	become input and M6117D will use	NDEX 45H	default 00H
	MEMRJ rising edge to latch the SD[7:0]	Bit	Description
	to Bit 7~0. Read only	7~6	Reserved
INDEX 3FH	default 00H	5	GPCS1J qualify with ISA MEMR.
Bit	Description		1:enable
7~0	When REFRESHJ is active, the SD		0:disable
	will become input and M6117D will use	4	GPCS1J qualify with ISA MEMW
	MEMRJ rising edge to latch the SD[16:8]		1:enable
	to Bit 7~0. Read only.		0:disable
		3	GPCS1J qualify with ISA IOR.
INDEX 40H	default 00H	-	1:enable
Bit	Description		0:disable
7~1	Chip select 0 channel address A[7-1].	2	GPCS1J qualify with ISA IOW.
0	1: GPCS0J enable	_	1:enable
	0: GPCS0J disable		0:disable
		1	Configure channel 1 16/8 bits
INDEX 41H	default 00H	ı	1:enable 16 bits
Bit	Description		0:enable 8 bits
7~0	Chip select 0 channel address A[15-8].	0	
		U	Configure channel 1 address
			1:enable memory address A[25-11] 0:enable IO address A[15-1]
		NDEX 46H	default 00H
INDEX 42H	default 00H	Bit	Description
Bit	Description	7~0	When IOR Index 46H is active, the
7~1	Chip select 0 channel mask address	-	independent GPIO[7-0] will be latch to bit
	MSA[7-1]. 0=compare, 1= don't care.		GPI[7-0] . This is Read Only.

Jan Yin Chan Electronics Co.,LTD.

DM&P

M6117D: System on a chip

NDEX 47H Bit	default 00H Description	INDEX 55H Bit 7~2	default 00H Description reserved
7~0	Independent GPIO[7-0] signal output and storage register. When write value to this register, bit7~0 will be sent out to GPO[7-0] pins.	1~0	SMI timing selection 0 0 : SMI timing support 0 1 : NMI timing support
INDEX 48H Bit	default 00H Description		1 0 : IRQ15 timing support 1 1 : reserved
7~1 0	Chip select 1 channel address A[7-1]. 1: GPCS1J enable 0: GPCS1J disable	INDEX 56H Bit 7	default 00H Description SMI event signal 0 : disable
INDEX 49H Bit	default 00H Description		1 : enable
7~0	Chip select 1 channel address A[15-8].	6	Software SMI 0 : disable
INDEX 4AH Bit	default 00H Description		1 : enable
7~1	Chip select 1 channel mask address	5~3	reserved
0	MSA[7-1]. 0=compare, 1= don't care. Reserved	2	PMU state 1 : On
INDEX 4BH Bit	default 00H Description		0 : Off
7~0	Chip select 1 channel mask address MSA[15-8]. 0=compare, 1= don't care.	1~0	Power management system mode state 0 0 : ON
INDEX 4CH	default 00H		01: DOZE 10: STANDBY
Bit 7~0	Description When IOR Index 4CH is active, the independent GPIO[15-8] will be latch to bit GPI[15-8]. This is Read Only.		11: SUSPEND
INDEX 4DH	default 00H		
Bit 7~0	Description Independent GPIO[15-8] signal output and storage register. When write value to this register, bit7~0 will be sent out to GPO[15-8] pins.		
INDEX 4EH Bit 7~0	default 00H Description Program GPIOE[7-0], when GPIOE is set up for high, it meanings that independent GPIO will be as GPO[7-0] output pins.		
INDEX 4FH	default 00H Description		

Page 48 Chip PC

7~0

Program GPIOE[15-8], when GPIOE is set up for high , it meanings that independent GPIO will be as GPO[15-8]

output pins.

386SX Single Chip PC DM&P

INDEX 57H Bit 7	default 00H Description DRQ select 1 : selected. If DRQ idle longer than mode timer setting. Mode timer time-out will signal. 0 : not selected.
6	FDD select (3F0H-3F7H) 1 : selected. If FDD cannot be accessed longer than mode timer setting. Mode timer time-out will signal. 0 : not selected.
5	COM select (3F8H-3FFH, 2F8H-2FFH, 3E8H-3EFH, 2E8H-2EEH) 1: selected. If COM port cannot be accessed longer than mode timer setting. Mode timer time-out will signal. 0: not selected.
4	LPT select (378H-37FH, 278H-27FH, 3BCH-3BEH) 1 : selected. If LPT port cannot be accessed longer than mode timer setting. Mode timer time-out will signal. 0 : not selected.
3	IRQ select 1: selected. If IRQ idle longer than mode timer setting. Mode timer time-out will signal. 0: not selected.
2	HDD select (1F0H-1F7H) 1: selected. If HDD cannot be accessed longer than mode timer setting. Mode timer time-out will signal. 0: not selected.
1	VGA select (Memory AB region write, 3B0H-3BFH write) 1: selected. If VGA cannot be accessed longer than mode timer setting. Mode timer time-out will signal. 0: not selected.
0	KBD select (60H, 64H) 1: selected. If KBD cannot be accessed longer than mode timer setting. Mode timer time-out will signal. 0: not selected.

Jan Yin Chan Electronics Co.,LTD.

DM&P

INDEX 58H Bit 7	default 00H Description EXTSW2 active (external SMI switch input, level trigger) 1 : EXTSW2 issues SMI 0 : no SMI from EXTSW2	INDEX 5AH Bit 7	default 00H Description IN signaling SMI 1 : enable 0 : disable DRQ active (select DRQ source by register 5E) signaling SMI
6 5~2	EXTSW1 active (external suspend switch input, level trigger) 1 : EXTSW1 issues SMI 0 : no SMI from EXTSW1 reserved, must be 0000b.	5	1 : enable 0 : disable IRQ active (select IRQ source by register index 5C,5D) signaling SMI 1 : enable 0 : disable
1	GP1 select 1: selected. If GP1 cannot be accessed longer than mode timer setting. Mode timer time-out will signal. 0: not selected.	4	GP1 access (R/W GP1 defined area) signaling SMI 1 : enable 0 : disable
0	GP0 select 1: selected. If GP0 cannot be accessed longer than mode timer setting. Mode timer time-out will signal. 0: not selected.	3	GP0 access (R/W GP0 defined area) signaling SMI 1 : enable 0 : disable
INDEX 59H Bit 7	default 00H Description reserved, must be 0.	2	LPT access (R/W 378H-37FH or 278H-27FH) signaling SMI 1 : enable 0 : disable
6	RTC alarm (IRQ8J) SMI 0 : disable 1 : enable	1	HDD access (R/W port 1F0H-1F7H) signaling SMI 1 : enable 0 : disable
5	MODE timer time-out signaling SMI 1 : enable 0 : disable	0	VGA access (W A0000H-BFFFFH, port 3B0H-3BFH) signaling SMI 1 : enable 0 : disable
4~0	reserved, must be 00000b.		o . diodbio

386SX Single Chip PC DM&P

INDEX 5BH	default 00H	INDEX 5DH	default 00H
Bit 7~5 4~0	Description reserved SMI Cause register	Bit	Description Select source to signal SMI when happening. This selection based on
	0 0 0 0 0 : None 0 0 1 1 0 : Mode Timer Time out 0 1 0 0 0 : IRQ active	7	INDEX 5A bit 5 is set. 1: IRQ15 event selected 0: IRQ15 event not selected
	0 1 0 0 1 : DRQ active 0 1 0 1 0 : IN access 0 1 1 0 0 : EXTSW1 active (external	6	1: IRQ14 event selected 0: IRQ14 event not selected
	suspend switch input, level trigger) 0 1 1 0 1 : RTC alarm	5 4	1: IRQ13 event selected 0: IRQ13 event not selected 1: IRQ12 event selected
	0 1 1 1 1 : Software SMI 1 0 0 0 0 : EXTSW2 active (external	3	0 : IRQ12 event not selected 1: IRQ11 event selected
	next SMI switch input, level trigger) 1 0 0 0 1 : VGA access (W A0000H- BFFFFH, port 3B0H-3BFH)	2	0 : IRQ11 event not selected 1: IRQ10 event selected 0 : IRQ10 event not selected
	1 0 0 1 0 : HDD access (R/W port 1F0H-1F7H)	1	1: IRQ9 event selected 0: IRQ9 event not selected
	1 0 0 1 1 : LPT access (R/W 378H-37FH or 278H-27FH) 1 0 1 0 0 : GP0 access (R/W GP0	0	1: IRQ8 event selected 0: IRQ8 event not selected
	defined area)	INDEX 5EH	default 00H
	1 0 1 0 1 : GP1 access (R/W GP1 defined area) Others : reserved	Bit	Description Select source to signal SMI when happened. This selection based on INDEX 5A bit 6 is set.
		7	1: DRQ7 event selected
INDEX 5CH Bit	default 00H Description	6	0 : DRQ7 event not selected 1: DRQ6 event selected 0 : DRQ6 event not selected
	Select source to signal SMI when occur. This selection based on INDEX 5A bit 5 be set.	5	1: DRQ5 event selected 0 : DRQ5 event not selected
7	1: IRQ7 event selected 0: IRQ7 event not selected	4	1: DRQ4 event selected 0: DRQ4 event not selected
6	1: IRQ6 event selected 0 : IRQ6 event not selected	3	1: DRQ3 event selected 0: DRQ3 event not selected 1: DRQ2 event selected
5	IRQ5 event selected IRQ5 event not selected	1	0 : DRQ2 event not selected 1: DRQ1 event selected
4	IRQ4 event selected IRQ4 event not selected	0	0 : DRQ1 event not selected 1: DRQ0 event selected
3	IRQ3 event selected IRQ3 event not selected		0 : DRQ0 event not selected
2	1: NMI event selected 0: NMI event not selected		
1	1: IRQ1 event selected 0: IRQ1 event not selected		
0	1: IRQ0 event selected 0 : IRQ0 event not selected		

Jan Yin Chan Electronics Co.,LTD.

DM&P

INDEX 64H Bit 7~4	default 00H Description Set the time delay 0: Timer disable 1-15: Time count reserved	INDEX 67H Bit 7 6 5	default 00H Description SMI event (Read only) EXTSW1 status (Read only) reserved DRQ access (Read only)
2	Timer count/reset 1 : Timer count 0 : Timer reset	3 2	IRQ access (Read only) EXTSW2 status (Read only)
1~0	Time Base select for Mode timer 0 0 : 1 sec. 0 1 : 10 sec. 1 0 : 1 min. 1 1 : 10 min.	1-0	EXTSW1/EXTSW2 input polarity setting 00 : disable 01 : rising edge trigger 10 : falling edge trigger 11 : edge trigger
INDEX 66H Bit	default 00H Description VGA and IN monitor and signaling SMI. This selection based on INDEX 5A bit 7 is set.	INDEX 68H Bit 7~0	default 00H Description Power ON latched Power Control
7	IN monitor IRQ3 1: selected 0: not select	7-0	Initial status from XXD[7-0] D[7-0]: PWR[7-0] control pin status
6	IN monitor IRQ4 1: selected 0: not select	INDEX 69H Bit 7	default 00H Description reserved, must be 0.
5	IN monitor IRQ12 1: selected 0: not select	6	Read the timer counter 0 : counter setting 1 : current value
4~2	reserved.	5	reserved, must be 0
1	VGA monitor I/O write 3B0H-3BFH 1: selected 0: not select	4	Double counter time base 0 : disable 1 : enable
0	VGA monitor memory write A0000H-B0000H 1: selected 0: not select	3~0	reserved

M6117D: System on a chip

386SX Single Chip PC DM&P

INDEX 6AH Bit 7	default 00H Description SUSPEND time-out Mode timer time-out from mode STANDBY to SUSPEND	INDEX 6CH Bit 7~0	default 00H Description Define GP0 memory address A[23-16]
6	STANDBY time-out Mode timer time-out from mode DOZE to STANDBY	INDEX 6DH Bit 7~0	default 00H Description Define GP0 memory address A[23-16] mask bits respectively. 1 : compare this address bit.
5	DOZE time-out Mode timer time-out from mode ON to DOZE	INDEX 6EH	0 : do not compare this address bit. default 00H
4~0	reserved, fixed on 0 (Read only)	Bit 7~2	Description reserved, must be 000000b
INDEX 6BH Bit	default 00H Description	1~0	Define GP0 memory address A[25-24].
7 6	reserved GP1 I/O address 300H-3FFH	INDEX 6FH Bit 7~2	default 00H Description reserved, must be 000000b Define GP0 memory address A[25-24] mask bits respectively. 1 : compare this bit 0 : do not compare this bit
	0 : disable 1 : enable GP1 I/O address 200H-2FFH 0 : disable 1 : enable	1~0	
5			
4	GP1 I/O address 100H-1FFH 0 : disable 1 : enable	INDEX 70H Bit 7~0	default 00H Description Define GP1 I/O port address SA[9-2]
3~2	Define GP1 I/O address mask A[3-2] respectively. 0 : do not compare this address bit. 1 : compare this address bit.	INDEX 71H Bit 7~5	default 00H Description reserved
1	GP0 memory address 0 : disable 1 : enable	0 0 0 0 1 1 1	Define Mode LED on/off period 0 0 0 : 0.1 sec 0 0 1 : 0.2 sec 0 1 0 : 0.4 sec 0 1 1 : 0.8 sec 1 0 0 : 1.0 sec 1 0 1 : 2.0 sec 1 1 0 : 4.0 sec 1 1 1 : 8.0 sec
0	GP1 I/O address 0 : disable 1 : enable		
		1~0	Define Mode LED duty cycle 0 0 : disable 0 1 : 25% 1 0 : 50% 1 1 : 75%

Jan Yin Chan Electronics Co.,LTD.

DM&P

M6117D: System on a chip

INDEX 72H default 00H Bit Description

7~0 Shadow I/O port for port 70H data

INDEX 73H default 00H Bit Description

7~0 Power Control status output

command

Write to this port will generate enpower pulse to update power

control status.

M6117D : System on a chip

Section 5: Programming Guide

```
5.1 Basic Procedure and Macro Definition
    Delay
    IO Delay MACRO
             jcxz $+2
             jcxz $+2
             ENDM
    Unlock chipset • configure registers
    Open_Chip MACRO
             mov al, 013h
             out 022h, al
             IO Delay
             mov al, 0c5h
             out 023h, al
             IO Delay
             ENDM
    Lock chipset • configure registers
    Close_Chip MACRO
             mov al, 013h
             out 022h, al
             IO Delay
             mov al, 000h
```

ENDP

out 023h, al IO Delay ENDM

```
Write data to configure register
                            INDEX#
; INPUT: AH
; INPUT :
           AL
                            Data
; ACTION: Write the value of AL into the value of AH INDEX
; Interrupt controller and Stack are available
Write_To_Chip PROCEDURE
         cli
         push ax
         Open_Chip
         pop ax
         out 022h, al
         IO_Delay
         xchg ah, al
         out 023h, al
         IO Delay
         xchg ah, al
         push ax
         Close_Chip
         pop ax
         sti
         ret
```



```
Read data from configure register
    ; INPUT: AL
                                INDEX#
    ; OUTPUT : AL
                                Data
    ; ACTION: Read data from the value of AL INDEX
    ; Interrupt controller and Stack are available
    Read_From_Chip PROC
             cli
             push ax
             Open Chip
             pop ax
             out 022h, al
             IO Delay
             in al, 023h
             IO Delay
             push ax
             Close Chip
             pop ax
             sti
             ret
             ENDP
5.2 Detection and Setting of Fast Page Mode and EDO DRAMs
        ; BD0 must be pulled high 10K
        ; Stack must be available
        ; all routines in this section must be executed at ROM access
      DRAM_Type_Detection:
                  mov ax, 01010h
                                                         ; Set mode 5 for DRAM detection
                  call Read_From_Chip
                  and al, 00000111b
                  or al, 01010000b
                  xchg ah, al
                  call Write_To_Chip
                                                         : Set the bit 1 of INDEX 3Ch to '1'
                  mov ax, 03c3ch
                  call Read From Chip
                                                         ; to enable EDO DRAM timing detect
                        al, 00000010b
                                                         ; mode.
                  or
                  xchg ah, al
                  call Write_To_Chip
                  push ds
                  mov ax, 0h
                  mov ds, ax
                  mov ds: word ptr[0h], 0aaaah
                  mov ds: word ptr[1000h], 05555h
                                                         ; dummy write
                  cmp ds: word ptr[0h], 0aaaah
                        Is_EDO_type_DRAM
                  jе
```

386SX Single Chip PC DM&P

```
Is_Fast_Page_Mode_Type_DRAM:
           mov ax, 03c3ch
           call Read From Chip
           and al, 11111101b
                                               ; Disable EDO DRAM timing detect
           xchg ah, al
           call Write_To_Chip
           jmp Finish_DRAM_Type_Detection
Is_EDO_Type_DRAM:
           mov ax, 03c3ch
           call Read_From_Chip
           and al, 11111101b
                                               ; Disable EDO DRAM timing detect
           xchg ah, al
                                               ; mode
           call Write_To_Chip
           mov ax, 03737h
           call Read From Chip
           or al, 00000001b
                                              ; Set EDO DRAM mode
           xchg ah, al
           call Write_To_Chip
Finish_DRAM_Type_Detection:
           pop ds
           ret
```



M6117D: System on a chip

5.3 Memory Auto Sizing

```
big_gdt_descriptor label fword
                  big_gdt_end - big_gdt - 1 ; limit of gdt
                  offset big_gdt
         dw
         db
                  0fh
                  93h
         dh
                  0000h
         dw
big gdt label gword
         dq
         dq
                  008f93000000ffffh
                  000093000000ffffh
         dq
big_gdt_end equ
                  $
mem_config_table label word
                  memory mode
                                                     total
                                    pattern
                  type
                                                     memory
                                                                      Type
                  0011h,
                                   0000h.
                                                                      ; 0
         dw
                                                     0001h.
         dw
                  1111h,
                                   0010h,
                                                     0002h,
                                                                      ; 1
                                   0020h,
                  0311h,
                                                     0003h,
                                                                      ; 2
         dw
         dw
                  3311h,
                                   0030h,
                                                     0005h,
                                                                      : 3
                  0511h,
                                   0040h,
                                                     0009h,
                                                                      ; 4
         dw
                                   0050h.
                                                                      : 5
         dw
                  0002h.
                                                     0001h.
         dw
                  0022h,
                                   0060h,
                                                     0002h,
                                                                      ; 6
                                   0070h,
                                                     0004h,
                                                                      ; 7
         dw
                  0322h,
         dw
                  3322h,
                                   0080h,
                                                     0006h,
                                                                      ; 8
                  0522h,
                                   0090h,
                                                     000ah,
                                                                      ; 9
         dw
         dw
                  5522h,
                                   00a0h.
                                                     0012h.
                                                                      ; 10
         dw
                  0032h,
                                   00b0h,
                                                     0003h,
                                                                      ; 11
                  0332h,
                                                                      ; 12
                                   00c0h,
                                                     0005h,
         dw
         dw
                  0052h,
                                   00d0h,
                                                     0009h,
                                                                      ; 13
                                                                      ; 14
                  0003h,
                                   00e0h,
                                                     0002h,
         dw
         dw
                  0033h,
                                   00f0h.
                                                     0004h.
                                                                      : 15
         dw
                  0333h,
                                   0008h,
                                                     0006h,
                                                                      ; 16
                                                                      ; 17
                  3333h.
                                   0018h,
                                                     0008h.
         dw
         dw
                  0533h,
                                   0028h,
                                                     000ch,
                                                                      ; 18
         dw
                  5533h,
                                   0038h,
                                                     0014h,
                                                                      ; 19
                                   0048h,
                                                     000ah,
         dw
                  0053h,
                                                                      ; 20
                                   0058h,
         dw
                  0553h,
                                                     0012h,
                                                                      ; 21
         dw
                  5553h,
                                   0068h,
                                                     001ah,
                                                                       22
         dw
                  0004h,
                                   0078h,
                                                     0004h,
                                                                       23
                                                                       24
                  0044h,
                                   0088h,
                                                     0008h,
         dw
                  5544h,
                                   0098h,
                                                                      : 25
         dw
                                                     0018h.
         dw
                  0054h,
                                   00a8h,
                                                     000ch,
                                                                      ; 26
                  0005h.
                                   00b8h.
                                                     0008h,
                                                                      ; 27
         dw
         dw
                  0055h,
                                   00c8h,
                                                     0010h,
                                                                       28
                  0555h,
                                   00d8h,
                                                     0018h,
                                                                       29
         dw
                                   00e8h.
                                                     0020h.
                                                                      : 30
         dw
                  5555h,
         dw
                  0066h.
                                   00f8h,
                                                     0040h.
                                                                      : 31
```

[;] Stack must be available

[;] all routines in this section must be executed at ROM access

386SX Single Chip PC DM&P

```
Auto DRAM sizing:
            call DRAM_Type_Detection
                                                   ; Detect and set the EDO DRAM
            ; enable 8042 address line 20 here
            .386p
                                                   : Set PE
            mov eax, cr0
                 al, 01h
                                                   ; Enter protected mode
            mov cr0, eax
            cli
            Igdt cs: big_gdt_descriptor
            jmp short enter_protected_mode
enter_protected_mode:
            mov ax, 0008h
            mov ds, ax
            mov ax, 01010h
                                                   ; Set mode 30 for DRAM sizing
            call Read_From_Chip
            and al. 00000111b
            or al, 11101000b
            xchg ah, al
            call Write To Chip
            xor dx, dx
                                                   ; store DRAM mode
            mov esi, 3000h
                                                   ; A13, A12 enable - bank 3
sizing_bank_23:
            mov edi, 800h
                                                   ; A11
            and dl, 0f0h
                 dl, 5
                                                   ; 5 --- 4M
            or
            mov ds: word ptr[esi+edi], 0aa99h
            mov ds: word ptr[esi], 099aah
                                                   ; dummy write
            cmp ds: word ptr[esi+edi], 0aa99h
                  sizing_bank_23_end
                                                   ; 4M, go to test next bank
            mov edi, 400h
                                                   ; A10
            and dl, 0f0h
                                                   ; 3 --- 1M
            or
            mov ds: word ptr[esi+edi], 0bb88h
            mov ds: word ptr[esi], 088bbh
                                                   ; dummy write
            cmp ds: word ptr[esi+edi], 0bb88h
                  sizing_bank_23_end
                                                   ; 1M, go to test next bank
            jz
            mov edi, 2h
                                                   ; A1
            and dl, 0f0h
                 dl, 1
                                                   ; 1 --- 256K
            or
            mov ds: word ptr[esi+edi], 0cc77h
            mov ds: word ptr[esi], 077cch
                                                   ; dummy write
            cmp ds: word ptr[esi+edi], 0cc77h
                  sizing_bank_23_end
                                                   ; 256K, go to test next bank
            and dl, 0f0h
                                                   ; none in this bank
sizing_bank_23_end:
            cmp esi, 2000h
```

Jan Yin Chan Electronics Co.,LTD.

DM&P

```
short sizing bank 01 begin
                                                     ; finish sizing bank 3 and 2
            sub esi, 1000h
            shl dx. 4
            jmp sizing bank 23
                                                    ; go to sizing bank 2
sizing_bank_01_begin:
            mov ax, 01010h
                                                    ; Set mode 31 for DRAM sizing
            call Read From Chip
            and al, 00000111b
                 al, 11111000b
            or
            xchg ah, al
            call Write_To_Chip
sizing_bank_01:
                                                     ; next bank
            shl
                  dx, 4
            mov edi, 1000h
                                                    ; A12
            and dl, 0f0h
            or
                  dl, 6
                                                     ; 6 --- 16M
            mov ds: word ptr[esi+edi], 0dd66h
            mov ds: word ptr[esi], 066ddh
                                                     ; dummy write
            cmp ds: word ptr[esi+edi], 0dd66h
                  sizing_bank_01_end
                                                     ; 16M, go to test next bank
            mov edi, 800h
                                                    ; A11
            and dl, 0f0h
                                                    ; 5 --- 4M
            or
                  dl, 5
            mov ds: word ptr[esi+edi], 0ee55h
            mov ds: word ptr[esi], 055eeh
                                                     ; dummy write
            cmp ds: word ptr[esi+edi], 0ee55h
                  sizing_bank_01_end
                                                     ; 4M, go to test next bank
            mov edi, 400h
                                                     ; A10
            and dl, 0f0h
            or
                  dl, 3
                                                    ; 3 --- 1M
            mov ds: word ptr[esi+edi], 0ff44h
            mov ds: word ptr[esi], 044ffh
                                                     ; dummy write
            cmp ds: word ptr[esi+edi], 0ff44h
                  short is_1or2M
                                                    ; 1 or 2M, go to is_1or2M to check
            jΖ
            mov edi, 2
                                                     ; A1
            and dl, 0f0h
                                                    ; 1 --- 256K
                 dl, 1
            mov ds: word ptr[esi+edi], 012abh
            mov ds: word ptr[esi], 0ab12h
                                                     ; dummy write
            cmp ds: word ptr[esi+edi], 012abh
                  short is_2or5K
                                                     ; 256 or 512K, go to is_2or5K to check
            jΖ
                                                     ; none in this bank
            and dl, 0f0h
            jmp short sizing_bank_01_end
```

386SX Single Chip PC DM&P

```
is 1or2M:
            mov edi, 1000000
                                                   ; A24
            mov ds: word ptr[esi+edi], 034cdh
            mov ds: word ptr[esi], 0ed34h
                                                   ; dummy write
            cmp ds: word ptr[esi+edi], 034cdh
                 short sizing_bank_01_end
                                                   ; 1M
            and dl, 0f0h
                 dl, 4
                                                   ; 2M
            or
            jmp short sizing_bank_01_end
is_2or5K:
            mov edi, 100000
                                                   ; A20
            mov ds: word ptr[esi+edi], 056efh
            mov ds: word ptr[esi], 0ef56h
                                                   ; dummy write
            cmp ds: word ptr[esi+edi], 056efh
            jnz short sizing_bank_01_end
                                                   ; 256K
            and dl, 0f0h
            or
                 dl, 2
                                                   ; 512K
sizing_bank_01_end:
            cmp esi, 0
                 short sizing_memory_end
                                                   ; bank 0
            mov esi, 0
            jmp sizing_bank_01
sizing_memory_end:
            mov ax, 010h
                                                   ; reset descriptor
            mov ds, ax
                                                   ; reset PE
            mov eax, cr0
            and al, 0feh
            mov cr0, eax
            jmp short enter_real_mode
enter_real_mode:
            .286p
            ; disable 8042 address line 20 here
            mov si, offset cgroup: mem_config_table
            mov cx, 32
check_mode:
            mov ax, cs: word ptr[si]
            cmp dx, ax
            jz
                 short check_mode_end
            add si, 6
            loop check_mode
            ; Display memory error here
            ; if dx = 0001, set mode 5 for 512K DRAM
```



M6117D: System on a chip

```
check mode end:
            mov bx, cs: word ptr[si+2]
            mov ax, 01010h
                                                    : Set DRAM Mode
            call Read_From_Chip
            and al, 00000111b
            or
                 al, bl
            xchg ah, al
            call Write_To_Chip
             ; Do your memory remapping setting here.
             Use the total DRAM size to check whether the remapping is
             allowable or not.
            ; Use the total DRAM size to set the bit 7-4 of INDEX 12h Split address.
            ; Select the remap mode by setting the bit 1 of INDEX 11h.
```

5.4 Remapping Memory

If enable memory remap(INDEX 11h, bit 2), we have two choices: split or move-out. We can use the split mode when the size of the DRAM is less than 16M owing to the limitation of hardware. In this way, the available memory is increased. When the memory size is less than 16M, we can also choose the move-out mode. Therefore, we should get the DRAM size by the Auto_DRAM_Sizing routine. The details of setting the configure registers are described as follows:

```
; Get the total memory size to bl
; 1). Get the total memory size from Auto DRAM Sizing
            mov bl, cs: byte ptr[si+4]
; or 2). Using the following routine to get the total memory size from reading DRAM mode
            mov al, 010h
            call Read From Chip
            and al, 11111000b
            xor dx, dx
            or dl, al
            mov si, offset cs: mem_config_table
            mov cx, 32
       check_mem_mode:
            mov ax, cs: word ptr[si+2]
            cmp dx, ax
                 short check mem mode end
            add si. 6
            loop check mem mode
       check mem mode end:
            mov bl, cs: byte ptr[si+4]
            cmp bl, 16
                 do_remap_memory
; if bl >= 16 (the memory size is equal to or greater than 16M), disable memory remapping.
```

mov ax, 01111h

call Read From Chip and al, 11111011b xchg ah, al

call Write To Chip

; Disable memory remapping

386SX Single Chip PC DM&P

M6117D: System on a chip

```
; Otherwise, doing memory remap in the following routine
; 1) We would like to choose move-out mode
            mov ax. 01111h
                                                  ; Enable memory remapping
            call Read_From_Chip
                                                  ; Select move-out mode
            and al, 11111001b
                 al, 00000110b
            xchg ah, al
            call Write_To_Chip
                                                   ; Set Split address SP[23-20]
            mov ax, 01212h
            call Read From Chip
                                                  ; to [1111]
            and al, 00001111b
            or al, 11110000b
            xchg ah, al
            call Write_To_Chip
; or 2) We would like to choose split mode
            mov ax, 01111h
                                                   ; Enable memory remapping
            call Read_From_Chip
                                                  ; Select split mode
            and al, 11111001b
            or al, 00000100b
            xchg ah, al
            call Write_To_Chip
                                                   ; Set Split address SP[23-20]
            mov ax, 01212h
            call Read From Chip
                                                  ; to [1111]
            and al, 00001111b
                                                  ; bl - total memory size
            shl bl, 4
            or
                 al, bl
            xchg ah, al
            call Write_To_Chip
```

5.5 Interrupt controller edge/level trigger programming

The default setting of M6117D interrupt controller is edge trigger disregarding the value of ICW1. M6117D has the ability of setting each IRQ to be edge or level trigger by decoding I/O ports 04d0h and 04d1h.

```
To enable this feature, set the bit 2 of INDEX 3Ch to '1'.

mov ax, 03c3ch ; Enable IRQ level trigger selection call Read_From_Chip or al, 00000100b xchg ah, al call Write_To_Chip
```



M6117D : System on a chip

```
Then the I/O port 04d0h and 04d1h can set the corresponding IRQ to be level trigger.
```

I/O port 04d0h Interrupt controller 1

bit 7 - IRQ7 bit 6 - IRQ6

bit 1 - IRQ1

bit 0 - IRQ0

I/O port 04d1h -Interrupt controller 2

bit 7 - IRQ15 bit 6 - IRQ14

bit 1 - IRQ9 bit 0 - IRQ8

To enable IRQ10 to be level trigger, use

mov dx, 04d1h al, dx IO_Delay

or al, 00000100 out dx, al

IO_Delay

5.6 PMU Programming Guide

5.6.1 Power Management Mode Selection

If any event happens, M6117D will check the setting of INDEX 55h and INDEX 38h to generate a signal.

; bit 2 - IRQ10

; NMI support

; IRQ15 support

1) SMI support:

mov ax, 05555h

call Read_From_Chip

and al, 11111100b ; SMI support

xchg ah, al call Write_To_Chip

2) NMI support:

mov ax, 05555h

call Read From Chip and al, 11111100b

al, 00000001b or

xchg ah, al

call Write_To_Chip

3) IRQ15 support:

mov ax, 05555h

call Read From Chip

and al, 11111100b

al, 00000010b or

xchg ah, al

call Write_To_Chip

Page 64 Chip PC Jan Yin Chan Electronics Co,. LTD. M6117D 386SX Single

386SX Single Chip PC DM&P

M6117D: System on a chip

```
4) Other IRQs support: IRQ3, IRQ4, IRQ5, IRQ6, IRQ7, IRQ9, IRQ10, IRQ11, IRQ12, IRQ14.
                   mov ax, 05555h
                   call Read From Chip
                   or al, 00000011b
                                                          ; IRQ3, IRQ4, • RQ14 support
                   xchg ah, al
                   call Write_To_Chip
       Then set the bit 3-0 of INDEX 38h to IRQ number.
                   mov ax, 03838h
                   call Read_From_Chip
                   and al, 11\overline{1}1000\overline{0}b
                   or
                        al, 00000011b
                                                          ; IRQ3 support
                   (or al, 00000100b
                                                          ; IRQ4 support
                   (or al, 00001110b
                                                          ; IRQ14 support
                   xchg ah, al
                   call Write_To_Chip
```

5.6.2 Structure of Power Management routine

```
mov ax, 05656h
call Read From Chip
                                       ; disable SMI signal
and al, 01111111b
xchg ah, al
call Write_To_Chip
; read event from INDEX 5bh
mov al, 05bh
call Read_From_Chip
; check the bit4-0 of INDEX 5bh
; disable PMU state
mov ax, 05656h
call Read_From_Chip
and al, 11111011b
                                       ; disable PUM state
xchg ah, al
call Write_To_Chip
; disable original event
; by clearing INDEX 58h, 59h, 5ah
; do your power management routine here
; set the condition of your next power management event
; by setting INDEX 57h, 58h, 59h, 5ah, 5ch, 5dh, 5eh, 64h, 66h, 67h, 69h, 6bh, 6ch, 6dh,
; 6eh, 6f, 70h
```

Jan Yin Chan Electronics Co.,LTD.

DM&P

M6117D: System on a chip

5.6.3 Power management example

In the following example, use

LPOETW(INDEX#, DATA) to write chipset • configure register and

LPORTR(INDEX#) to read chipset • configure register

Example 1: Mode Translation

/* The DOZE, STANDBY, SUSPEND modes are defined by the BIOS */

LPORTW(056h,084h); /* Enable SMI, PMU and set the system state at ON mode */

LPORTW(057h,008h); /* Monitor IRQs in this example */

LPORTW(059h,020h); /* Enable MODE timer */

LPORTW(064h,067h); /* Set the time base of the MODE timer as 60 min */

/* SMIJ will be generated if no IRQ is active during 60 min */

/* Wait for the assertion of SMIACKJ */

LPORTW(056h,004h); /* Deassert SMIJ */

LPORTR(05Bh); /* To read the SMI cause */

/* It should be the MODE timer time-out in this example */

LPORTR(06Ah); /* Read the time-out status */

/* Start SMI routine */

LPORTW(059h,000h); /* Clear MODE time-out event */

LPORTW(05Ah,080h); /* Set IN(standard input) as a wake-up event */

LPORTW(056h,084h); /* Enable SMI again */
DB 0D6h; /* End SMI routine */

DB 0E6h; /* RETPM */

386SX Single Chip PC DM&P

M6117D: System on a chip

Example 2: External Switch

LPORTW(056h.084h): /* Enable SMI and PMU function */

LPORTW(067h,003h); /* Set external switch both low-to-high and high-to-low active */

LPORTW(058h,000h); /* Clear external switch */
LPORTW(058h,040h); /* Enable external switch */

/* SMI is generated when external switch is pushed */

/* Wait for the assertion of SMIACKJ */

LPORTR(05Bh); /* To find out the SMI event is caused by which time-out event */

/* It should be the external switch active in this example */

LPORTR(067h); /* Check the external switch status */

/* Start SMI routine */
/* Clear external switch */
/* Enable external switch */

LPORTW(058h,040h); /* Enable external switch */
LPORTW(05Ah,080h); /* Set IN(standard input) as a wake-up event */

LPORTW(056h,084h); /* Enable SMI again */
DB 0D6h /* End SMI routine */

DB 0E6h /* RETPM */

Example 3: Usage of the IN Group

IN group is used to monitor the activity of the standard input devices.

IN group is defined as:

LPORTW(058h.000h):

IRQ1: default for keyboard

IRQ12: optional for PS/2 mouse (index 66_D5) IRQ4: optional for COM1 mouse (index 66_D6) IRQ3: optional for COM2 mouse (index 66_D7)

IN group timer time-out:

- (1) Generate power control signal to turn off the screen
- (2) Enter SMM by asserting SMIJ

IN group access:

- (1) Generate power control signal to turn on the screen
- (2) Enter SMM by asserting SMIJ

Hence, monitoring the IN group activity can be used to implement the function of the •creen saver". Besides, it will not impact the performance of the running program, instead the whole power can be reduced dramatically.

Example 4: Software SMI Event

LPORTW(0x56,0xC4); /* Enable SMI and PMU function, and enable software SMI */

/* SMIJ is asserted */

/* Wait for the assertion of SMIADSJ */

LPORTR(0x5B); /* Read SMI cause, it should be software SMI */

LPORTW(0x56,0x04); /* Deassert SMIJ */

/* Start SMI routine */
/* Enable SMI again */

LPORTW(0x56,0x84); /* Enable SMI again */
DB 0D6h; /* End SMI routine */
DB 0E6h: /* RETPM */

Jan Yin Chan Electronics Co.,LTD.

DM&P

M6117D: System on a chip

Example 5: SMM Remap Start Address

LPORTW(0x20,0xB0); /* Remap start address to F region, no shadow */

MOV eax, 000F0000h /* start address = 000F0000 */
DB 0D6h,0CAh,03h,0A0h /* Load EA0 to ultra SR register*/

DB 0D6h,0C8h,03h,0A0h /* Load ultra SR register to EA0 */

DB 0F1h /* BRKPM, instruction to enter SMM mode */

LPORTW(0x20,0x90); /* Remap start address to AB region, shadow */

DB 0F1h /* BRKPM, instruction to enter SMM mode */

LPORTW(0x20,0xA0); /* Remap start address to E region, shadow */

DB 0F1h /* BRKPM, instruction to enter SMM mode */

LPORTW(0x20,0xB8); /* Remap start address to F region, shadow */

mov eax, FFFF0000h /* start address = FFFF0000 */
DB 0D6h,0CAh,03h,0A0h /* Load EA0 to ultra SR register*/
DB 0D6h,0C8h,03h,0A0h /* Load ultra SR register to EA0 */

DB 0F1h /* BRKPM, instruction to enter SMM mode */

Example 6: Stop Internal CPU Clock

mov eax, 00080000h /* Set Power Control Register Clock Stop Bit = 1 */

DB 0D6h,0FAh,03h,02h /* MOV PWRCR, EA0 , where PWRCR is Power control register*/

hlt /* Stop internal CPU clock */
/* Wake up by INTR, NMI */

5.7 Flowcharts

Note: The following notations below have the following meanings.

HAi (where I is an integer) denotes a specific CPU address.


HAi[j] denotes the jth bit of the address lines HAi.

• Ai & HAi[j] = K denote the specific address Hai is with a binary value K assigned to the jth bit.


M6117D: System on a chip

DM&P

A. Flowchart of Detecting Memory Mode




DM&P




M6117D: System on a chip

DM&P




DM&P

M6117D: System on a chip



DM&P


B. Flowchart of Enabling the Shadowed Regions



C. SMI Control Flowchart

DM&P


M6117D: System on a chip



386SX Single Chip PC DM&P

M6117D: System on a chip

4. M6117D Power Saving Mode



Question: How to set PCSTP? (Power Clock Stop)

Answer: MOV EAX, 00080000h

DB 0D6h, 0FAh, 03h, 02h /* MOV PWRCR, EA0 */

386SX Single Chip PC

Jan Yin Chan Electronics Co.,LTD.

DM&P

M6117D: System on a chip

MA Table

DRAM mode	DRAM type	Bank	DRAM addr	MA0 MA1 MA2	MA3 MA4 MA5	MA6 MA7 MA8	MA9 MA10 MA11	Enable Bank
0	256K	0,1	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1		A10
1	256K	0-3	row column	PA20 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1		A11, A10
2	256K	0,1	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 A18 PA19 A8 A9 A1		A10
	1M	2	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA20 A10	
3	256K	0,1	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1		A10
	1M	2,3	row column	A21 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA20 A10	A11
4	256K	0,1	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1		A10
	4M	2	row column	PA21 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA20 PA22 A10 A11	
5	512K	0	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA19	
6	512K	0,1	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA20	A10
7	512K	0,1	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA20	A10
	1M	2	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA20 A10	
8	512K	0,1	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA20	A10
	1M	2,3	row column	PA21 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA20 A10	A11
9	512K	0,1	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA20	A10
	4M	2	row column	PA21 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA20 PA22 A10 A11	
10	512K	0,1	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA20	A10
	4M	2,3	row column	PA21 PA22 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 PA19 A8 A9 A1	PA20 PA23 A10 A11	A12

386SX Single Chip PC DM&P

M6117D: System on a chip

MA Table (continued)

DRAM mode	DRAM type	Bank	DRAM addr	MA0 MA1 MA2	MA3 MA4 MA5	MA6 MA7 MA8	MA9 MA10 MA11	Enable Bank
11	512K	0	row column	A11 A12 A13 A2 A3 A4	A14 A15 A16 A5 A6 A7	PA17 PA18 A10 A8 A9 A1	PA19	
	1M	1	row	A11 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20	
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10	
12	512K	0	row	A11 A12 A13	A14 A15 A16	PA17 A18 A10	PA19	
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1		
	1M	1,2	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20	A11
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10	
13	512K	0	row	A11 A12 A13	A14 A15 A16	PA17 PA18 A10	PA19	
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1		
	4M	1	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA22	
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10 A11	
14	1M	0	row	A11 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20	
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10	
15	1M	0,1	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20	A11
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10	
16	1M	0,1	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20	A11
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10	
	1M	2	row	A11 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20	
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10	
17	1M	0-3	row	PA21 PA22 A13	A14 A15 A16	PA17 PA18 PA19	PA20	A12,A11
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10	
18	1M	0,1	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20	A11
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10	
	4M	2	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA22	
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10 A11	
19	1M	0,1	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20	A11
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10	
	4M	2,3	row	PA21 PA22 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA23	A12
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10 A11	
20	1M	0	row	A11 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20 A10	
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1		
	4M	1	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA22	
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10 A11	

386SX Single Chip PC

Jan Yin Chan Electronics Co.,LTD.

DM&P

M6117D: System on a chip

MA Table (continued)

DRAM mode	DRAM type	Bank	DRAM addr	MA0 MA1 MA2	MA3 MA4 MA5	MA6 MA7 MA8	MA9 MA10 MA11	Enable Bank
21	1M	0	row	A11 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20	Dank
	1101		column	-	A5 A6 A7	A8 A9 A1	A10	
	4M	1.2	row	PA21 PA22 A13	A14 A15 A16	PA17 PA18 PA19		A12
	7101	1,2	column		A5 A6 A7	A8 A9 A1		712
22	1M	0	row	A11 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20	
	1101		column		A5 A6 A7	A8 A9 A1	A10	
	4M	1	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA22	
	7101	'	column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10 A11	
	4M	2,3	row	PA21 PA22 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA23	A12
	7101	2,0	column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10 A11	7112
23	2M	0	row	A11 A12 A13	A14 A15 A16	PA17 PA18 PA19		
20	2101		column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10	
24	2M	0,1	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19		A11
		0,1	column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10	, , , , ,
25	2M	0,1	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19		A11
		0,1	column	A2 A3 A4		A8 A9 A1	A10	, , , , ,
	4M	2,3	row	PA21 PA22 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA23	A12
		_,0	column	A2 A3 A4		A8 A9 A1	A10 A11	7
26	2M	0	row	A11 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA21	
			column	-	A5 A6 A7	A8 A9 A1	A10	
	4M	1	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA22	
			column		A5 A6 A7	A8 A9 A1	A10 A11	
27	4M	0	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA22	
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10 A11	
28	4M	0,1	row	PA21 PA22 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA23	A12
		,	column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10 A11	
29	4M	0,1	row	PA21 PA22 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA23	A12
		,	column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10 A11	
	4M	2	row	PA21 A12 A13	A14 A15 A16	PA17 PA18 PA19	PA20 PA22	
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10 A11	
30	4M	0-3	row	PA21 PA22 PA23	A14 A15 A16	PA17 PA18 PA19	PA20 PA24	A13, A12
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10 A11	
31	16M	0,1	row	PA21 PA22 PA23	A14 A15 A16	PA17 PA18 PA19	PA20 PA24 PA25	A13
			column	A2 A3 A4	A5 A6 A7	A8 A9 A1	A10 A11 A12	

Refresh Address (RAS only) RA2 RA3 RA4 RA5 RA6 RA7 RA0 RA1 RA8 RA9 RA10


386SX Single Chip PC DM&P

M6117D: System on a chip


Section 6: Timing Diagrams

(A) P9 Non-pipelined Read Inactive 3 waits	78
(B) P9 Non-pipelined Write Inactive 2 waits	79
(C) P9 Non-pipelined Read Miss 4 waits	80
(D) P9 Non-pipelined Write Miss 3 waits	81
(E) P9 Non-pipelined Read Hit 1 wait	82
(F) P9 Non-pipelined Write Hit 1 wait	83
(G) P9 Pipelined Read Inactive 2 waits	84
(H) P9 Pipelined Read Miss 3 waits	85
(I) P9 Pipelined Write Miss 2 waits	86
(J) P9 Pipelined Read Hit 0 wait	87
(K) P9 Pipelined Write Without Fast Write Hit 0 wait	88
(L) P9 Pipelined Read Hit after Write Hit Add 1 wait	89
(M) P9 Pipelined Write Hit with Fast Write Hit 1 wait	90
(N) P9 Pipelined Read Hit after Fast Write Hit 0 wait	91
(O) Waveform of Disabling DRAM controller	92
(P) Bank Miss for EDO DRAM Timing	93


(A) P9 Non-pipelined Read... Inactive 3 waits




(B) P9 Non-pipelined Write... Inactive 2 waits



(C) P9 Non-pipelined Read... Miss 4 waits




(D) P9 Non-pipelined Write... Miss 3 waits




DM&P

M6117D: System on a chip


(E) P9 Non-pipelined Read... Hit 1 wait




(F) P9 Non-pipelined Write... Hit 1 wait




(G) P9 Pipelined Read... Inactive 2 waits




(H) P9 Pipelined Read... Miss 3 waits




(I) P9 Pipelined Write... Miss 2 waits




(J) P9 Pipelined Read... Hit 0 wait




(K) P9 Pipelined Write... Without Fast Write Hit 0 wait




(L) P9 Pipelined Read Hit after Write Hit... Add 1 wait



(M) P9 Pipelined Write Hit... with Fast Write Hit... 1 wait




(N) P9 Pipelined Read Hit after Fast Write Hit... 0 wait



DM&P

M6117D: System on a chip

(O) Bank Miss for EDO DRAM Timing



Section 7: Electrical Characteristics

7.1 Absolute Maximum Ratings

Although all inputs are protected against ESD or inadvertent connection to high voltages, exposure to stresses exceeding absolute maximum ratings may permanently damage the device or seriously affect reliability.

Parameter	Symbol	Min.	Max.	Unit
Supply Voltage	Vcc	- 0.5	+ 7.0	٧
Input Voltage	Vin	- 0.5	Vcc + 0.5	V
Operating Temperature	Tcase	0	+ 70	οС
Storage Temperature	Tstg	- 65	+ 100	οС

7.2 D.C. Characteristics

Functional operating range: Tcase = 0 °C ~ + 70 °C

 $Vcc = 5V \pm 5\% \qquad 40 \text{ MHz} / 5V$

Parameter	Symbol	Min.	Max.	Unit	Note
Input Low Voltage	VIL	- 0.3	+ 0.8	V	
Input High Voltage	ViH	2.0	Vcc+0.3	V	
BCLK2 Input Low Voltage	VILC	- 0.3	+ 0.8	V	
BCLK2 Input High Voltage	VIHC	Vcc-0.8	Vcc+0.3	V	
Output Low Voltage	Vol	-	0.45	V	
Output High Voltage	Vон	2.4	ı	V	
Input Leakage Current	ILI	-	±15	•	$0 \text{ V} \leq V_{IN} \leq V_{CC}$
Input Pull Up Current	ILU	-	- 250	•	Vı∟ = 0.45V
Input Pull Down Current	ILD	-	- 250	•	V _{IH} = 2.4V
Output Leakage Current	ILO	-	±15	•	
Power Supply Current	Icc	-	290	mA	CLKT = 80 MHz
Power Save Mode	IPS		50	mA	CLKT = 80 MHz



7.3 AC Characteristics

Symbol	Parameter	Minimum	Maximum	Unit	Notes
t_D	Data Flow from BD to SD delay		18	ns	Note 4
t_D	Data Flow from SD to BD delay		16	ns	Note 4
t_{VD}	16-bit MWTJ, MRDJ valid delay	112		ns	AT timing
t _{FD}	16-bit MWTJ, MRDJ float delay	9	18	ns	AT timing
t_{VD}	IDRJ, IDWJ, SMEMRJ, SMEMWJ valid delay	49		ns	AT timing
t _{FD}	IDRJ, IDWJ, SMEMRJ, SMEMWJ float delay	9	18	ns	AT timing
ts	IO16J Input setup time	10		ns	AT timing
t _h	IO16J Input hold time	5		ns	AT timing
ts	MEM16J Input setup time	10		ns	AT timing
t _h	MEM16J Input hold time	5		ns	AT timing
ts	IOCHRDY Input setup time	15		ns	AT timing
t _h	IOCHRDY Input hold time	5		ns	AT timing
ts	NOWSJ, MASTERJ Setup time	15		ns	AT timing
t _h	NOWSJ, MASTERJ Hold time	5		ns	AT timing
t _{VD}	BALE Valid delay	54		ns	AT timing
t_{FD}	BALE Float delay	3	7	ns	AT timing
ts	REFRESHJ Input setup time	15		ns	AT timing
t _h	REFRESHJ Input hold time	5		ns	AT timing
t _{VD}	REFRESHJ Output valid delay	35		ns	AT timing
t_{FD}	REFRESHJ Output float delay	4	8	ns	AT timing
t _{VD}	ROMKBCSJ Valid delay	48		ns	Note 3
t_{FD}	ROMKBCSJ Float delay	33	40	ns	Note 3
t _S	IOCHKJ Input setup time	15		ns	AT timing
t _h	IOCHKJ Input Hold time	5		ns	AT timing
t _{VD}	RTCRJ, RTCWJ Valid delay			ns	Note 3
t_{FD}	RTCRJ, RTCWJ Float delay			ns	Note 3
ts	IRQ Group Setup time	15		ns	AT timing
t _h	IRQ Group Hold time	5		ns	AT timing
ts	DRQ Group Setup time	15		ns	AT timing
t _h	DRQ Group Hold time	5		ns	AT timing

386SX Single Chip PC DM&P

M6117D: System on a chip

AC Characteristics (continued)

Symbol	Parameter	Minimum	Maximum	Unit	Notes
_	BCLK2		80	MHz	Clock signal
t_{VD}	BA2, BA23, BA24, BA25, BEHJ, BELJ, ADSJ, MIOJ,		10	ns	NP timing
	DCJ, WRJ, valid delay				
t_{FD}	BA2, BA23, BA24, BA25, BEHJ, BELJ, ADSJ, MIOJ,		10	ns	NP timing
1	DCJ, WRJ, float delay				ND timein a
t _S	BD0-BD15 Input setup time	5		ns	NP timing
t _h	BD0-BD15 Input hold time	3		ns	NP timing
t _{VD}	BD0-BD15 Output valid delay	20		ns	NP timing
t _{FD}	BD0-BD15 Output float delay	11		ns	NP timing
t _{VD}	RAS[3-0]J Valid delay	15		ns	DRAM timing
t_{FD}	RAS[3-0]J Float delay	5	11	ns	DRAM timing
t_{VD}	CAS[3-0][HL]J Valid delay	16		ns	DRAM timing
t_{FD}	CAS[3-0][HL]J Float delay	3	8	ns	DRAM timing
t_{VD}	MA[11-0] Valid delay	6		ns	DRAM timing
t_{FD}	MA[11-0] Float delay	3		ns	DRAM timing
t_{VD}	WEJ Valid delay	3		ns	DRAM timing
t _{FD}	WEJ Float delay	3	8	ns	DRAM timing
t _S	SA0, BHEJ Input setup time	4		ns	Note 3
t _h	SA0, BHEJ Input hold time	2		ns	Note 3
t _{VD}	SA[19,0], BHEJ Output Valid delay		2	ns	Note 3
t _{FD}	SA[19,0], BHEJ Output Float delay		8	ns	Note 3
t _{VD}	SD[15-0] Output Valid delay	0		ns	CPU timing
t _{FD}	SD[15-0] Output Float delay	3		ns	CPU timing
t _{VD}	DACKJ Group Valid delay	90		ns	AT timing
t _{FD}	DACKJ Group Float delay	15		ns	AT timing
t _{VD}	RSTDRV Valid delay	5		ns	CPU timing
t _{FD}	RSTDRV Float delay	4		ns	CPU timing
t _{skew1}	Time skew between ATCLK and BCLK2	9	20	ns	
t _{skew2}	Time skew between CK7M and OSC14M	6	12	ns	1




Meaning of symbols:

T _D	Data Flow delay
Ts	Input Setup time
T _h	Input Hold time
T_{VD}	Output Valid delay
T_{FD}	Output Float delay
T _{skew1}	Clock skew time between BCLK2 and ATCLK
T _{skew2}	Clock skew time between OSC14M and CK7M

Notes:

- 1. Parity data is only recognized in non-CPU memory read cycles, the timing requirements are related to command ending.
- 2. Parity data are only generated in non-CPU memory write cycles, the timing are related to the stable ISA data. The memory cycles in notes 2 and 3 refer to the on-board local memory cycles.
- 3. The timing refers to the generated delay after the CPU stable address.
- 4. The timing refers to propagating delay from BD to SD.
- 5. The timing refers to propagating delay from SD to BD.


The following pages show the input waveforms: Setup, Hold, Valid, Float Delay time description




Note: 1. For coprocessor and DRAM side signals, CLK = CLK2


- 2. For ISA side signals, CLK = ATCLK
- 3. Signal reference level = 1.5 V
- 4. Environment : loading 50 pF

Data Flow Delay Description




Clock Skew Time Description







Section 8 : Packaging Information



Symbol	Dimensions in Millimeters (nom)	Dimensions in Inches (nom.)
Α	3.5 (max)	0.137 (max)
A1	0.2 (min)	0.008 (min)
A ₂	3.0	0.118
b	0.18	0.007
С	0.15	0.006
D	28.0	1.102
E	28.0	1.102
е	0.5	0.020
Hd	30.6	1.205
HE	30.6	1.205
L1	1.3	0.051
L	0.5	0.020
V	0.15 (max)	0.006 (max)

Appendix

386SX Single Chip PC

DM&P

M6117D : System on a chip

Subject: New Improvement of Power Good Circuit on M6117

Date: October 1, 1997

Part & Version: Total Pages: 4

To: All Distributors & M6117 Customers

From: Fencer J.A. Chen Ext. 5128 / Ali , email: jachen@ali.com.tw

Note: M6117 needs delay of 150ms for PWG signal.

0. Please refer to Fig.1 for PWG circuit.

1. PWG form power supply:

- Power good delay time depends on the power supply spec.
- PWG rise time depends on R8 / C2 value, warm reset delay time depends on C2 / R9 value.
- Please refer to Fig.2 Fig. 4 for scope timing.

2. PWG form LM393

- PWG rise time, delay time, warm reset delay time all depend on R / C value.
- PWG delay time depends on R5,R6 / C1 value (see table1 for delay time setting), PWG rise time depends on R7 / C2 value, warm reset delay time depends on C2 & R9 value.
- Please add C1 for LM393 circuit and modify R5 & R6 to 470K & 100K. If we do not modify LM393 circuit for PWG, there may be some power-on failure on high speed application (such as 40Mhz). This change will insert delay time for VCC rise to valid voltage.
- Please refer to Fig.5 Fig. 9 for scope timing.

R5	R6	C1	Delay Time
470K	100K	10U	1080ms
470K	100K	4.7U	350ms
470K	100K	2.2U	306ms
47K	10K	10U	150ms
47K	10K	4.7U	98ms

Table1 LM393 delay time

3. PWG form ADM709MAR

- PWG delay time fix in 184 ms by ADI.
- PWG rise time depends on R7 / C2 value, warm reset delay time depends on C2 / R9 value.
- Please refer to Fig. 10 Fig. 12 for scope timing.






Fig.2 Power supply PWG rise(18ms)


Fig.3 Power supply PWG delay time(304ms)


386SX Single Chip PC DM&P


M6117D: System on a chip














Fig.8 LM393 PWG rise(44.4ms)


Fig.9 LM393 PF Delay time(0ms)


386SX Single Chip PC

DM&P

Jan Yin Chan Electronics Co.,LTD.

M6117D: System on a chip








Fig.11 ADM709 Power Fail delay time(42ms)

Fig.12 ADM709 PWG delay time(184ms)

Chi 1.00 VΩ Ch2 1.00 VΩ M 100ms Ch1 F

Example A: Set timeout 16 sec to generate a system reset.

Reset watchdog timer

; Please use TASM to compiler the following program.

Resets the watchdog timer periodically to prevent timeout.

; Execute under DOS environment.

4.12 V 26 Sep 1997

386SX Single Chip PC DM&P

M6117D: System on a chip

```
.286
                                                                                     mov ax,0c513h ;Unlock configuration register
.model small
                                                                                     call writechip
.code
                                                                                     mov ax,3c3ch
                                                                                                     ; reset watchdog timer counter
Start proc c
                                                                                    call readchin
     mov ax,0c513h ; Unlock config register
                                                                                     or al,01000000b; The counter is reset at out 23h,al
     call writechip
                                                                                    xchg ah,al
    mov ax,3737h
                      ; Disable watchdog timer
                                                                                     call writechip
    call readchip
                                                                                    mov ax,0013h
                                                                                                     ; Lock configuration register
    and al,10111111b
                                                                                    call writechip
    xchg ah,al
     call writechip
     mov ax,083bh
                     ; Set the expected counter value
                                                                                  (the above code uses reachip and writechip procedures)
     call writechip
                     ; to [080000h]
                     ; 30.5usec * 080000h = 16 sec
     mov ax,003ah
     call writechip
     mov ax.0039h
    call writechip
     mov ax,3838h ; Select "System reset" as timeout actiom
     call readchip
     and al,00001111b
     or al,11010000b
    xchg ah,al
     call writechip
    mov ax,3737h ; Enable watchdog timer
     call readchip
     or al,01000000b
    xchg ah,al
     call writechip
    mov ax,0013h ; Lock config register
     call writechip
     mov ax,4c00h
     int 21h
     endp
readchip proc c
out 22h,al
     nop
     nop
     in al,23h
    gon
    nop
     ret
     endp
writechip proc c
    out 22h,al
    nop
    nop
    xchg ah,al
     out 23h,al
     nop
     nop
    xchg ah,al
     ret
     endp
end
```

Example B: Set GPCS0 decoder to I/O address 100h, 101h 8bit data bus write only.

```
; Please use TASM to compiler the following program.
; Execute under DOS environment.
;
.286
.model small
```

386SX Single Chip PC

Jan Yin Chan Electronics Co.,LTD.



M6117D: System on a chip

```
.code
Start proc c
    mov ax,0c513h ; Unlock configuration register
    call writechip
                    ; Enable IO address A[15-1], 8bit data bus write only.
    mov ax 0444h
    call writechip
                    ; Set the GPCS0 A[15-8] is 01h. A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
    mov ax,0141h
    call writechip
                                                            0
                                                                 0
                                                                     0 0 0 1 0 0 0 0 0 0 0 X = 100h, 101h
                    ; Set the GPCS0 A[7-1] is 00h.
    mov ax,0040h
    call writechip
    mov ax.0043h
                    ; Set the GPCS0 mask A[15-8] is 00h, address A[15-8] full compare(set to" 0" is compare, set to "1" is don't care).
    call writechip
                    ; Set the GPCS0 mask A[7-1] is 0000000Xb, address A[7-1] full compare.
    mov ax,0042h
    call readchip
    and al,00000001b
    or al,00000000b;
    xchg ah,al
    call writechip
    mov ax,0040h
    call readchip
    or al,00000001b
    xchg ah,al
    call writechip
                    ; Active GPCS0 decoder single.
    mov ax,0013h
                    ; Lock configuration register
    call writechip
    mov ax,4c00h
    int 21h
    endp
readchip proc c
    out 22h,al
    nop
    nop
    in al,23h
    nop
    nop
    ret
    endp
writechip proc c
    out 22h,al
    nop
    nop
    xchg ah,al
    out 23h,al
    nop
    nop
    xchg ah,al
    ret
    endp
end
```

Example C: Set GPCS1 decoder to I/O address 168h to16Bh 8bit data bus read/write.

```
; Please use TASM to compiler the following program.
; Execute under DOS environment.
286
.model small
.code
Start proc c
    mov ax,0c513h ; Unlock configuration register
```

386SX Single Chip PC DM&P

M6117D : System on a chip

```
call writechip
    mov ax,0c45h
                    ; Enable IO address A[15-1], 8bit data bus read/write.
    call writechip
    mov ax,0149h
                    ; Set the GPCS0 A[15-8] is 01h. A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
                                                        0 0 0 0 0 1 0 1 1 0 1 0 X X = 168h - 16Bh
    call writechin
                    ; Set the GPCS0 A[7-1] is 68h.
    mov ax.6848h
    call writechip
    mov ax,004bh
                    ; Set the GPCS0 mask A[15-8] is 00h, address A[15-8] full compare(set to" 0" is compare, set to "1" is don't care).
    call writechip
                    ; Set the GPCS0 mask A[7-1] is 000000XXb, address A[7-2] full compare, A[1-0] is don't care.
    mov ax,004ah
    call readchin
    and al,00000001b
    or al,00000010b;
    xchg ah,al
    call writechip
    mov ax,0048h
    call readchip
    or al,00000001b
    xchg ah,al
    call writechip
                     ; Active GPCS1 decoder single.
    mov ax,0013h
                    ; Lock configuration register
    call writechip
    mov ax,4c00h
    int 21h
    endp
readchip proc c
    out 22h,al
    gon
    nop
    in al,23h
    nop
    nop
    ret
    endp
writechip proc c
    out 22h,al
    nop
    nop
    xchg ah,al
    out 23h,al
    nop
    nop
    xchg ah,al
    ret
    endp
end
```

Example D: Set GPCS0 decoder to Memory address C800:0 to C800:3FFF(16Kbyte) 8bit data bus read/write.

```
; Please use TASM to compiler the following program.
; Execute under DOS environment.
.model small
code
Start proc c
    mov ax,0c513h ; Unlock configuration register
    call writechip
                    ; Enable memory address A[25-11], 8bit data bus read/write.
    mov ax,3144h
    call writechip
    mov ax 0341h
                    ; Set the GPCS0 A[25-18] is 03h. A25 A24 A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10
```

Jan Yin Chan Electronics Co,. LTD. M6117D 386SX Single Chip PC

Page 107 Fax: (02) 2299-1883

386SX Single Chip PC

Jan Yin Chan Electronics Co.,LTD.



M6117D: System on a chip

```
0
                                                             0
                                                                  0
                                                                       0
                                                                                                                                     Х
    call writechip
                                                                            0
                                                                                  0
                                                                                       1
                                                                                                 0
                                                                                                      0
                                                                                                                 0
                                                                                                                     0
                                                                                                                           0
                                                                                                                                0
    mov ax,2040h
                     ; Set the GPCS0 A[17-11] is 20h.
    call writechip
                     ; Set the GPCS0 mask A[25-18] is 00h, address A[25-18] full compare(set to" 0" is compare, set to "1" is don't care).
    mov ax,0043h
    call writechip
                     ; Set the GPCS0 mask A[17-11] is 0000111Xb, address A[17-11] high nibble compare, low nibble don't care.
    mov ax,0042h
    call readchip
    and al,00000001b
    or al,00001111b; set low nibble is don't care compare.
    xchg ah,al
    call writechin
    mov ax,0040h
    call readchip
    or al,00000001b
    xchg ah,al
                     ; Active GPCS0 decoder single.
    call writechip
    mov ax.0013h
                     ; Lock configuration register
    call writechip
    mov ax,4c00h
    int 21h
    endp
readchip proc c
    out 22h,al
    nop
    nop
    in al,23h
    nop
    nop
    ret
    endp
writechip proc c
    out 22h,al
    gon
    nop
    xchg ah,al
    out 23h,al
    nop
    nop
    xchg ah,al
    ret
    endp
end
```

Example E: Set GPIO[7-0] is output pin, GPIO[15-8] is input pin.

```
; Please use TASM to compiler the following program.
; Execute under DOS environment.
;
.286
.model small
.code
Start proc c
    mov ax,0c513h ; Unlock configuration register
    call writechip
    mov ax,0ff4eh
    call writechip
    mov ax,004fh ; Set the GPIO[15-8] is input pin.
    call writechip ;
```

Fax: (02) 2299-1883

386SX Single Chip PC DM&P

M6117D: System on a chip

```
mov ax,5547h
                     ; Output data value is 55h to output pin GPIO[7-0].
     call writechip
    mov ax,004ah
                     ; Input data value from GPIO[15-8].
    call readchip
    mov ax,0013h
                     ; Lock configuration register
    call writechip
     mov ax,4c00h
     int 21h
    endp
readchip proc c
    out 22h,al
    nop
    nop
     in al,23h
    nop
    gon
    ret
     endp
writechip proc c
    out 22h,al
    nop
    nop
    xchg ah,al
    out 23h,al
    nop
    nop
     xchg ah,al
    ret
     endp
end
```

Example F: How to check M6117D hardware version.

```
; Please use TASM to compiler the following program.
; Execute under DOS environment.
.286
.model small
.code
Start proc c
    mov ax,0c513h ; Unlock configuration register
     call writechip
    mov ax,0036h
     call readchip
                     ; Bit 2,1,0 = 010 b
     and al,00000111b
    cmp al,00000010b
    je setflag
                     ; If Error return carry flag is 1.
    stc
    jmp exitdos
```

386SX Single Chip PC

Jan Yin Chan Electronics Co.,LTD.

DM&P

M6117D : System on a chip

```
setflag:
                       ; if OK return carry flag is 0.
exitdos:
     mov ax,4c00h
     int 21h
     endp
readchip proc c
out 22h,al
     nop
    nop
in al,23h
     nop
     nop
     ret
     endp
writechip proc c
     out 22h,al
     nop
     nop
    xchg ah,al
out 23h,al
     nop
     nop
     xchg ah,al
     ret
     endp
end
```

386SX Single Chip PC

M6117D: System on a chip



This material is recyclable.

Jan Yin Chan Electronics Co,. LTD. products are not licensed for use in medical applications, including, but not limited to, use in life support devices without proper authorization from medical officers. Buyers are requested to inform our sales office when planning to use the products for medical applications.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Jan Yin Chan Electronics Co., LTD.makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Jan Yin Chan Electronics Co,. LTD.retains the right to make changes to these specifications at any time, without notice.

Driect contact our office to obtain the latest specifications before placing your order.

DM&P is a registered trademark of Jan Yin Chan Electronics Co,. LTD. and may only be used to identify DM&P products.

© JAN YIN CHAN ELECTRONICS CO,. LTD. 1998

Fax: (02) 2299-1883