Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Support Verilog-AMS files #109

Closed
cmarqu opened this issue Feb 4, 2016 · 2 comments
Closed

Support Verilog-AMS files #109

cmarqu opened this issue Feb 4, 2016 · 2 comments

Comments

@cmarqu
Copy link
Contributor

cmarqu commented Feb 4, 2016

Verilog-AMS files are often used for modelling analog behaviour because of their wreal port type.
Please add simple support for that.
Initially, this requires accepting *.vams files, and there are ``include "constants.vams"` etc. statements that may not resolve to real files in the filesystem (but https://github.com/VUnit/vunit/blob/master/vunit/parsing/verilog/preprocess.py#L47 fails without a good error message when it's not finding them).
kraigher added a commit that referenced this issue Feb 4, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
6af37a9
kraigher added a commit that referenced this issue Feb 4, 2016
@kraigher
Ignoring missing includes, for now. #109
6c20e03
kraigher added a commit that referenced this issue Feb 4, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
6c0d02e
kraigher added a commit that referenced this issue Feb 4, 2016
@kraigher
Ignoring missing includes, for now. #109
ec9134f
kraigher added a commit that referenced this issue Feb 5, 2016
@kraigher
Ignoring missing includes, for now. #109
5251ce1
kraigher added a commit that referenced this issue Feb 6, 2016
@kraigher
Verilog parser improvements #109
6e3ec8c 
Making the verilog parser more robust as and provide better error
messages.
kraigher added a commit that referenced this issue Feb 6, 2016
@kraigher
Verilog parser improvements #109
bd897b1 
Making the verilog parser more robust as and provide better error
messages.
kraigher added a commit that referenced this issue Feb 6, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
b8cefef
kraigher added a commit that referenced this issue Feb 6, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
a8bbd3e
kraigher added a commit that referenced this issue Feb 6, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
f8d1766
kraigher added a commit that referenced this issue Feb 6, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
5344c6d
kraigher added a commit that referenced this issue Feb 7, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
f414734
kraigher added a commit that referenced this issue Feb 8, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
0f6797e
kraigher added a commit that referenced this issue Feb 11, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
93b4c8c
kraigher added a commit that referenced this issue Feb 12, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
313b8b5
kraigher added a commit that referenced this issue Feb 12, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
526e357
kraigher added a commit that referenced this issue Feb 13, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
500150a
kraigher added a commit that referenced this issue Feb 13, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
443a194
kraigher added a commit that referenced this issue Feb 13, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
ab06627
kraigher added a commit that referenced this issue Feb 15, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
7a8bb69
kraigher added a commit that referenced this issue Feb 16, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
8520cdc
kraigher added a commit that referenced this issue Feb 23, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
1c9103f
kraigher added a commit that referenced this issue Feb 28, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
792bf92
kraigher added a commit that referenced this issue Feb 28, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
4a6e964
kraigher added a commit that referenced this issue Feb 28, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
f9baf67
kraigher added a commit that referenced this issue Mar 3, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
801f047
kraigher added a commit that referenced this issue Mar 3, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
0797396
kraigher added a commit that referenced this issue Mar 12, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
b385310
kraigher added a commit that referenced this issue Mar 12, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
1fefd1a
kraigher added a commit that referenced this issue Mar 12, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
2dfd073
kraigher added a commit that referenced this issue Mar 12, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
db1d34a
kraigher added a commit that referenced this issue Mar 12, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
458c150
kraigher added a commit that referenced this issue Mar 12, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
1d1b466
kraigher added a commit that referenced this issue Mar 12, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
ad3c9d1
kraigher added a commit that referenced this issue Mar 12, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
9129d61
kraigher added a commit that referenced this issue Mar 13, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
41cbeb6
kraigher added a commit that referenced this issue Mar 13, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
c53a0f0
kraigher added a commit that referenced this issue Mar 13, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
f02d9b2
kraigher added a commit that referenced this issue Mar 19, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
2faff36
kraigher added a commit that referenced this issue Mar 19, 2016
@kraigher
Verilog AMS *.vams recognized as Verilog files. #109
94bf0bd
@LarsAsplund
Copy link
Collaborator

@cmarqu @kraigher What's the status on this one? Should it be closed or are there planned extensions to this?

@cmarqu
Copy link
Contributor Author

cmarqu commented Jun 15, 2016

They are supported now (thanks!), so I'm closing.

@cmarqu cmarqu closed this as completed Jun 15, 2016
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@cmarqu @LarsAsplund