Skip to content
Branch: master
Find file Copy path
Find file Copy path
Fetching contributors…
Cannot retrieve contributors at this time
31 lines (23 sloc) 515 Bytes

PyWire is an easy-to-use Python library for generating VHDL, designed for use with FPGAs.


  • Simple and complex functions
  • BRAM
  • Import components
  • Generate timing files

Does not support:

  • More than one clock

To install:

pip install pywire


from pywire import *

x = Signal(1, io=“out”, port=“P7”)
y = Signal(1, io=in”, port=“P42”)

def inverter(x):
	return 1-x, y)

See /examples for more functionality

You can’t perform that action at this time.