Lógica Digital (1001351)

Circuitos Sequenciais: Latches e Flip-flops

Prof. Edilson Kato kato@ufscar.br

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Maurício Figueiredo mauricio@ufscar.br

Prof. Roberto Inoue rsinoue@ufscar.br

Departamento de Computação Universidade Federal de São Carlos

Atualizado em: 11 de maio de 2019





Objetivos

Nesta aula vamos aprender sobre:

- Circuitos lógicos que podem armazenar informações;
- Latches e Flip-flops, os quais armazenam um único bit.

Necessidade




Figure 5.1 Control of an alarm system.





Figure 5.2 A simple memory element.


Latch básico



(c) Timing diagram

Figure 5.4 A basic latch built with NOR gates.

Latch com habilita (gated latch)



Latch com habilita (gated latch)




Figure 5.5 Gated SR latch.

Latch construído com portas NAND





Figure 5.6 Gated SR latch with NAND gates.


Latch D



(a) Circuit

Clk	D	Q(t+1)
0	x	Q(t)
1	0	0
1	1	1





(c) Graphical symbol

Latch D





Figure 5.7 Gated D latch.

Flip-flop D Mestre/Escravo



Flip-flop D Mestre/Escravo




Figure 5.9 Master-slave D flip-flop.

Flip-flop D com borda positiva (subida)




Figure 5.11 A positive-edge-triggered D flip-flop.

Flip-flop D Mestre/Escravo com Clear e Preset






Figure 5.12 Master-slave D flip-flop with Clear and Preset.

Flip-flop D Mestre/Escravo com borda positiva





Flip-flop T





Figure 5.15 T flip-flop.

Flip-flop JK



J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\overline{\mathbf{Q}}(t)$

____J Q ____ > ____ K Q ____

(b) Characteristic table

(c) Graphical symbol

Figure 5.16 JK flip-flop.

Bibliografia

- ► Brown, S. & Vranesic, Z. Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009
- https://www.falstad.com/circuit/e-nandff.html

Lógica Digital (1001351)

Circuitos Sequenciais: Latches e Flip-flops

Prof. Edilson Kato kato@ufscar.br

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Maurício Figueiredo mauricio@ufscar.br

Prof. Roberto Inoue rsinoue@ufscar.br

Departamento de Computação Universidade Federal de São Carlos

Atualizado em: 11 de maio de 2019



