# Lógica Digital (1001351)

#### **Outros Circuitos Combinacionais**

Prof. Edilson Kato kato@ufscar.br

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Maurício Figueiredo mauricio@ufscar.br

Prof. Roberto Inoue rsinoue@ufscar.br

Departamento de Computação Universidade Federal de São Carlos

Atualizado em: 18 de abril de 2019





**Deslocadores** 

**Deslocadores** 

ULA

**Deslocadores** 

**ULA** 

Verilog

**Deslocadores** 

**ULA** 

Verilog

Erros comuns

**Deslocadores** 

**ULA** 

Verilog

Erros comuns

Bibliografia




Figure 4.22 A four-bit comparator circuit.

### figure4.40.v

```
1 module compare (A, B, AeqB, AgtB, AltB);
     input [3:0] A, B;
2
     output reg AegB, AgtB, AltB;
3
4
5
     always @(A, B)
     begin
6
7
      AeqB = 0;
      AgtB = 0;
8
      AltB = 0;
9
      if(A == B)
10
      AeqB = 1;
11
       else if (A > B)
12
13
       AgtB = 1;
      else
14
15
        AltB = 1;
     end
16
17
  endmodule
```

# Comparador por subtração




Figure 3.45 A comparator circuit.

$$X < Y \iff N \oplus V$$
  $X = Y \iff Z$   $X \le Y \iff (N \oplus V) + Z$ 

### figure3.46.v

```
1 module comparator (X, Y, V, N, Z);
     input [3:0] X, Y;
2
     output V, N, Z;
3
     wire [3:0] S;
4
     wire [4:1] C;
5
6
7
     fulladd stage0 (1'b1, X[0], ~Y[0], S[0], C[1]);
     fulladd stage1 (C[1], X[1], ~Y[1], S[1], C[2]);
8
     fulladd stage2 (C[2], X[2], ~Y[2], S[2], C[3]);
9
     fulladd stage3 (C[3], X[3], ~Y[3], S[3], C[4]);
10
11
     assign V = C[4] ^ C[3];
     assign N = S[3];
12
13
     assign Z = !S;
14
15
   endmodule
16
  module fulladd (Cin, x, y, s, Cout);
     input Cin, x, v;
18
19
     output s, Cout;
20
     assign s = x ^ y ^ Cin,
21
          Cout = (x \& y) | (x \& Cin) | (y \& Cin);
22
23
   endmodule
24
```

### figure3.47.v

```
1 module comparator (X, Y, V, N, Z);
     parameter n = 32;
2
     input [n-1:0] X, Y;
3
     output reg V, N, Z;
4
     req [n-1:0] S;
5
     reg [n:0] C;
6
7
     integer k;
8
9
     always @(X, Y)
     begin
10
      C[0] = 1'b1;
11
      for (k = 0; k < n; k = k + 1)
12
13
      begin
      S[k] = X[k] ^ \sim Y[k] ^ C[k];
14
15
       C[k+1] = (X[k] \& \sim Y[k]) | (X[k] \& C[k]) | (\sim Y[k] \& C[k]);
16
     end
17
    V = C[n] ^ C[n-1];
      N = S[n-1];
18
19
      Z = !S:
20
     end
21
  endmodule
```

## Deslocamento (shift)




Figure 4.50 A shifter circuit.

### figure4.53.v

```
1 module shifter (W, Shift, Y, k);
     input [3:0] W;
2
    input Shift;
3
     output reg [3:0] Y;
4
5
     output reg k;
6
7
     always @(W, Shift)
    begin
8
       if (Shift)
9
      begin
10
      Y[3] = 0;
11
        Y[2:0] = W[3:1];
12
13
        k = W[0];
    end
14
15
    else
    begin
16
17
      Y = W:
        k = 0;
18
19
      end
     end
20
21
  endmodule
```

### figure4.54.v

```
1 module shifter (W, Shift, Y , k);
     input [3:0] W;
2
     input Shift;
3
     output reg [3:0] Y;
4
     output reg k;
5
6
7
     always @(W, Shift)
     begin
8
       if (Shift)
9
      begin
10
       Y = W \gg 1;
11
        k = W[0];
12
13
    end
    else
14
15
    begin
      Y = W:
16
17
        k = 0:
       end
18
19
     end
20
  endmodule
```

### Deslocamento (rotate)

$s_1$	s <sub>0</sub>	<i>y</i> <sub>3</sub>	$y_2$	$y_1$	$y_0$
0	0	$w_3$	$w_2$	$w_1$	$w_0$
0	1	$w_0$	$w_3$	$w_2$	$w_1$
1	0	$w_1$	$w_0$	$w_3$	$w_2$
1	1	$w_2$	$w_1$	$w_0$	$w_3$

(a) Truth table




Figure 4.51 A barrel shifter circuit.

# figure4.55.v

```
module barrel (W, S, Y);
input [3:0] W;
input [1:0] S;
output [3:0] Y;
wire [3:0] T;

assign {T, Y} = {W, W} >> S;

endmodule
```

#### **ULA**

**Table 4.1** The functionality of the 74381 ALU.

Operation	Inputs s2 s1 s0	Outputs F
Clear	0 0 0	0000
B-A	0 0 1	B-A
A-B	010	A - B
ADD	0 1 1	A + B
XOR	100	A  XOR  B
OR	101	A  OR  B
AND	110	A  AND  B
Preset	111	1111

#### **ULA**

**Table 4.1** The functionality of the 74381 ALU.

Operation	Inputs s <sub>2</sub> s <sub>1</sub> s <sub>0</sub>	Outputs F
Clear	0 0 0	0000
B-A	0 0 1	B-A
A-B	010	A - B
ADD	0 1 1	A + B
XOR	100	A  XOR  B
OR	101	A  OR  B
AND	110	A  AND  B
Preset	111	1 1 1 1

```
1 // 74381 ALU
   module alu (S, A, B, F);
     input [2:0] S;
     input [3:0] A, B;
     output reg [3:0] F;
     always @(S, A, B)
       case (S)
         0: F = 4'b0000;
10
         1: F = B - A;
11
        2: F = A - B;
      3: F = A + B;
12
13
        4: F = A ^ B;
      5: F = A \mid B:
14
      6: F = A \& B;
15
        7: F = 4'b1111:
16
     endcase
17
18
   endmodule
```

# Operadores em Verilog (1/2)

Table 4.2   Verilog operators.			
Operator type	Operator symbols	Operation performed	Number of operands
Bitwise	~	1's complement	1
	&	Bitwise AND	2
		Bitwise OR	2
	٨	Bitwise XOR	2
	$\sim \wedge$ or $\wedge \sim$	Bitwise XNOR	2
Logical	!	NOT	1
	&&	AND	2
		OR	2
Reduction	&	Reduction AND	1
	~&	Reduction NAND	1
		Reduction OR	1
	~	Reduction NOR	1
	٨	Reduction XOR	1
	~^ or ^ ~	Reduction XNOR	1

. . .


# Operadores em Verilog (2/2)

Arithmetic	+	Addition	2
	_	Subtraction	2
	_	2's complement	1
	*	Multiplication	2
	/	Division	2
Relational	>	Greater than	2
	<	Less than	2
	>=	Greater than or equal to	2
	<=	Less than or equal to	2
Equality	==	Logical equality	2
	! =	Logical inequality	2
Shift	>>	Right shift	2
	<<	Left shift	2
Concatenation	{,}	Concatenation	Any number
Replication	{{}}	Replication	Any number
Conditional	?:	Conditional	3

# Precedencia dos Operadores em Verilog


Table 4.3         Precedence of Verilog operators.			
Operator type	Operator symbols	Precedence	
Complement	! ~ -	Highest precedence	
Arithmetic	* / + -		
Shift	<< >>		
Relational	< <= > >=		
Equality	== !=		
Reduction	& ~& ^ ~^   ~		
Logical	&& 		
Conditional	?:	Lowest precedence	

### Perigo!: Especificação Incompleta



```
module mux3to1(a, b, c, sel, out);
      input [1:0] sel;
      input a, b, c;
      output out;
      reg out;
      always @ (a or b or c or sel)
8
      begin
        case (sel)
10
          2'b00: out = a;
          2'b01: out = b;
11
12
          2'b10: out = c;
        endcase
13
      end
14
   endmodule
15
```

# Perigo!: Especificação Incompleta



# Evitando a Especificação Incompleta

```
always @ (a or b or c or sel)
begin

out = 1'bx

case (sel)

2'b00: out = a;


2'b01: out = b;

2'b10: out = c;

endcase
end
```


```
always @(a or b or c or sel)
begin
case (sel)
2 'b00: out = a;
2 'b01: out = b;
2 'b10: out = c;
default: out = 1'bx
endcase
end
```

## Perigo!: Prioridade Indesejada




```
module binary_encoder(i, e);
      input [3:0] i;
      output [1:0] e;
      req e;
      always @(i)
      begin
8
        if (i[0])
          e = 2'b00:
10
        else if (i[1])
          e = 2'b01;
11
12
        else if (i[2])
          e = 2'b10;
13
14
        else if (i[3])
          e = 2'b11;
15
        else
16
          e = 2 bxx:
17
      end
18
    endmodule
19
```

# Perigo!: Prioridade Indesejada



## Evitando Prioridade Indesejada



```
module binary_encoder(i, e);
      input [3:0] i;
      output [1:0] e;
      req e;
5
      always @(i)
      begin
        if (i == 4'b0001)
         e = 2'b00;
10
        else if (i == 4 \text{'b}0010)
        e = 2'b01;
11
12
        else if (i == 4'b0100)
       e = 2'b10;
13
14
        else if (i == 4'b1000)
        e = 2'b11;
15
        else
16
         e = 2 bxx:
17
      end
18
   endmodule
19
```

# Bibliografia

▶ Brown, S. & Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009

# Lógica Digital (1001351)

#### **Outros Circuitos Combinacionais**

Prof. Edilson Kato kato@ufscar.br

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Maurício Figueiredo mauricio@ufscar.br

Prof. Roberto Inoue rsinoue@ufscar.br

Departamento de Computação Universidade Federal de São Carlos

Atualizado em: 18 de abril de 2019



