Lógica Digital (1001351)

Circuitos Sequenciais: Máquinas de Estados Finitos

Prof. Edilson Kato kato@ufscar.br

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Maurício Figueiredo mauricio@ufscar.br

Prof. Roberto Inoue rsinoue@ufscar.br

Departamento de Computação Universidade Federal de São Carlos

Atualizado em: 31 de maio de 2019





figure6.29.v

```
1 module simple (Clock, Resetn, w, z);
     input Clock, Resetn, w;
2
     output z;
3
4
     req [2:1] v, Y;
    parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10;
5
    // Define the next state combinational circuit
6
     always @(w, y)
7
8
       case (v)
9
        A: if (w) Y = B;
           else Y = A;
10
11
        B: if (w) Y = C;
         else Y = A;
12
       C: if (w) Y = C;
13
           else Y = A:
14
15
         default: Y = 2'bxx;
16
      endcase
17
     // Define the sequential block
     always @(negedge Resetn, posedge Clock)
18
19
       if (Resetn == 0) v \le A:
      else v <= Y;</pre>
20
    // Define output
21
     assign z = (y == C);
22
  endmodule
```

figure6.33.v

```
1 module simple (Clock, Resetn, w, z);
     input Clock, Resetn, w;
2
3
     output reg z;
     reg [2:1] v, Y;
4
     parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10;
5
     // Define the next state combinational circuit
6
     always @(w, v)
7
     begin
8
9
       case (y)
         A: if (w) Y = B;
10
              else Y = A;
11
        B: if (w) Y = C;
12
13
              else Y = A;
        C: if (w) Y = C:
14
15
             else Y = A;
         default: Y = 2'bxx;
16
17
       endcase
       z = (v == C); //Define output
18
19
      end
20
     // Define the sequential block
     always @(negedge Resetn, posedge Clock)
21
       if (Resetn == 0) y \le A;
22
       else v <= Y;</pre>
23
   endmodule
```

figure6.34.v

```
1 module simple (Clock, Resetn, w, z);
     input Clock, Resetn, w;
2
     output z;
3
     req [2:1] v;
4
     parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10;
5
     // Define the sequential block
6
     always @ (negedge Resetn, posedge Clock)
7
       if (Resetn == 0) y \le A;
8
       else
9
10
         case (v)
11
           A: if (w) y <= B;
                else v <= A;
12
          B: if (w) y <= C;
13
                else v <= A:
14
          C: if (w) y <= C;</pre>
15
                else v <= A:
16
17
           default: v <= 2'bxx:
         endcase
18
19
     // Define output
     assign z = (v == C);
20
  endmodule
```

figure6.35.v

```
module control (Clock, Resetn, w, Rlin, Rlout, R2in, R2out, R3in, R3out, Done);
      input Clock, Resetn, w;
 3
      output Rlin, Rlout, R2in, R2out, R3in, R3out, Done;
      reg [2:1] y, Y;
     parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;
 6
     // Define the next state combinational circuit
      always @(w, y)
8
       case (y)
9
         A: if (w) Y = B;
10
             else Y = A:
11
         B: Y = C:
12
         C: Y = D;
13
         D: Y = A:
14
        endcase
15
     // Define the sequential block
16
      always @(negedge Resetn, posedge Clock)
17
       if (Resetn == 0) y \le A;
18
       else v <= Y;
19
     // Define outputs
20
      assign R2out = (y == B);
21
     assign R3in = (y == B);
22
     assign Rlout = (v == C);
23
      assign R2in = (v == C);
24
     assign R3out = (v == D);
25
     assign Rlin = (y == D);
26
      assign Done = (v == D);
27
   endmodule
```

figure6.36.v

```
module mealy (Clock, Resetn, w, z);
      input Clock, Resetn, w;
     output reg z;
     reg y, Y;
     parameter A = 1'b0, B = 1'b1;
 6
     // Define the next state and output combinational circuits
      always @(w, y)
8
        case (v)
9
          A: if (w) begin
10
              z = 0:
11
              Y = B:
12
              end
13
            else begin
14
             z = 0:
15
              Y = A:
16
              end
17
         B: if (w) begin
18
              z = 1;
19
              Y = B;
20
              end
21
            else begin
22
              z = 0;
23
             Y = A:
24
            end
25
        endcase
26
     // Define the sequential block
27
      always @(negedge Resetn, posedge Clock)
28
        if (Resetn = = 0) \forall <= A;
29
        else v <= Y;
30
   endmodule
```

Bibliografia

▶ Brown, S. & Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009

Lógica Digital (1001351)

Circuitos Sequenciais: Máquinas de Estados Finitos

Prof. Edilson Kato kato@ufscar.br

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Maurício Figueiredo mauricio@ufscar.br

Prof. Roberto Inoue rsinoue@ufscar.br

Departamento de Computação Universidade Federal de São Carlos

Atualizado em: 31 de maio de 2019



