Lógica Digital (1001351)

Circuitos Combinacionais: Multiplexadores

Prof. Edilson Kato kato@ufscar.br

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Maurício Figueiredo mauricio@ufscar.br

Prof. Roberto Inoue rsinoue@ufscar.br


Departamento de Computação Universidade Federal de São Carlos


Atualizado em: 22 de abril de 2019





Multiplexador 2-para-1





(b) Circuit

(c) Graphical symbol

S	$f(s, x_1, x_2)$
0	x_1
1	x_2

(d) More compact truth-table representation

Figure 2.33 Implementation of a multiplexer.

figure4.23.v

```
module mux2to1 (w0, w1, s, f);
input w0, w1, s;
output f;

assign f = s ? w1 : w0;
endmodule
```

figure4.24.v

```
module mux2to1 (w0, w1, s, f);
input w0, w1, s;
output reg f;

always @(w0, w1, s)
f = s ? w1 : w0;
endmodule
```

figure4.26.v

```
1 module mux2to1 (w0, w1, s, f);
    input w0, w1, s;
2
    output reg f;
3
4
5
    always @(w0, w1, s)
    if (s==0)
6
     f = w0;
7
   else
8
     f = w1;
9
10 endmodule
```

Multiplexador 4-para-1




Figure 4.2 A 4-to-1 multiplexer.



(a) Graphical symbol

s_1	s_0	f
0	0	w_0
0	1	w_1
1	0	w_2
1	1	w_3

(b) Truth table

Multiplexador 4-para-1




Figure 4.3 Using 2-to-1 multiplexers to build a 4-to-1 multiplexer.

figure4.25.v

```
module mux4to1 (w0, w1, w2, w3, S, f);
input w0, w1, w2, w3;
input [1:0] S;
output f;

assign f = S[1] ? (S[0] ? w3 : w2) : (S[0] ? w1 : w0);
endmodule
```

figure4.27.v

```
1 module mux4to1 (w0, w1, w2, w3, S, f);
    input w0, w1, w2, w3;
2
    input [1:0] S;
3
    output reg f;
4
5
    always @(*)
6
7
      if (S == 2'b00)
      f = w0;
8
     else if (S == 2'b01)
9
      f = w1;
10
   else if (S == 2'b10)
11
     f = w2;
12
else if (S == 2'b11)
      f = w3;
14
15 endmodule
```

figure4.28.v

```
1 module mux4to1 (W, S, f);
    input [0:3] W;
2
    input [1:0] S;
3
    output reg f;
4
5
    always @(W, S)
6
7
      if (S == 0)
      f = W[0];
8
     else if (S == 1)
9
      f = W[1];
10
   else if (S == 2)
11
     f = W[2];
12
else if (S == 3)
     f = W[3];
14
15 endmodule
```

figure4.30.v

```
1 module mux4to1 (W, S, f);
    input [0:3] W;
    input [1:0] S;
3
    output reg f;
4
5
    always @(W, S)
6
      case (S)
7
        0: f = W[0];
8
      1: f = W[1];
9
10
      2: f = W[2];
      3: f = W[3];
11
     endcase
12
13 endmodule
```

Multiplexador 16-para-1




figure4.29.v

```
1 module mux16to1 (W, S, f);
    input [0:15]W;
2
    input [3:0] S;
3
    output f;
4
    wire [0:3] M;
5
6
    mux4to1 Mux1 (W[0:3], S[1:0], M[0]);
7
    mux4to1 Mux2 (W[4:7], S[1:0], M[1]);
8
    mux4to1 Mux3 (W[8:11], S[1:0], M[2]);
9
  mux4to1 Mux4 (W[12:15], S[1:0], M[3]);
10
    mux4to1 Mux5 (M[0:3], S[3:2], f);
11
12 endmodule
```


figure4.42.v


```
1 module mux16to1 (W, S16, f);
     input [0:15]W;
2
     input [3:0] S16;
3
     output reg f;
4
5
6
     always @ (W, S16)
     case (S16[3:2])
7
8
       0: mux4to1 (W[0:3], S16[1:0], f);
       1: mux4to1 (W[4:7], S16[1:0], f);
9
      2: mux4to1 (W[8:11], S16[1:0], f);
10
11
       3: mux4to1 (W[12:15], S16[1:0], f);
     endcase
12
13
     // Task that specifies a 4-to-1 multiplexer
     task mux4to1:
14
15
       input [0:3] X;
       input [1:0] S4;
16
17
       output req q;
       case (S4)
18
19
        0: q = X[0];
         1: q = X[1];
20
         2: q = X[2];
21
         3: q = X[3];
22
       endcase
23
     endtask
24
25 endmodule
```

figure4.43.v

```
1 module mux16to1 (W, S16, f);
     input [0:15]W;
2
     input [3:0] S16;
3
     output reg f;
4
     // Function that specifies a 4-to-1 multiplexer
5
     function mux4to1:
6
       input [0:3] X;
7
8
       input [1:0] $4;
       case (S4)
9
        0: \max 4 \text{to} 1 = X[0];
10
11
         1: mux4to1 = X[1];
        2: mux4to1 = X[2];
12
13
         3: mux4to1 = X[3];
14
       endcase
15
     endfunction
16
17
     always @ (W, S16)
       case ($16[3:2])
18
19
         0: f = mux4to1 (W[0:3], S16[1:0]);
         1: f = mux4to1 (W[4:7], S16[1:0]);
20
         2: f = mux4to1 (W[8:11], S16[1:0]);
21
         3: f = mux4to1 (W[12:15], S16[1:0]);
22
       endcase
23
  endmodule
```

Crossbar 2x2





(b) Implementation using multiplexers


Figure 4.5 A practical application of multiplexers.

Teorema de Shannon:

$$f(w_1, w_2, ..., w_n) = \overline{w}_1. f(0, w_2, ..., w_n) + w_1. f(1, w_2, ..., w_n)$$

$\begin{bmatrix} w_2 \\ w_1 \end{bmatrix}$

(a) Implementation using a 4-to-1 multiplexer



(b) Modified truth table




Figure 4.6 Synthesis of a logic function using mutiplexers.




Figure 4.7 Implementation of the three-input majority function using a 4-to-1 multiplexer.




Figure 4.8 Three-input XOR implemented with 2-to-1 multiplexers.






Figure 4.9 Three-input XOR implemented with a 4-to-1 multiplexer.



(a) Truth table



(b) Circuit

Figure 4.10 The three-input majority function implemented using a 2-to-1 multiplexer.

Bibliografia

▶ Brown, S. & Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009

Lógica Digital (1001351)

Circuitos Combinacionais: Multiplexadores

Prof. Edilson Kato kato@ufscar.br

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Maurício Figueiredo mauricio@ufscar.br

Prof. Roberto Inoue rsinoue@ufscar.br

Departamento de Computação Universidade Federal de São Carlos

Atualizado em: 22 de abril de 2019



