Lógica Digital (1001351) Síntese lógica

Prof. Edilson Kato kato@ufscar.br

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Maurício Figueiredo mauricio@ufscar.br

Prof. Roberto Inoue rsinoue@ufscar.br

Departamento de Computação Universidade Federal de São Carlos

Atualizado em: 29 de março de 2019





Síntese Lógica

x_2	$f(x_1, x_2)$
0	1
1	1
0	0
1	1
	0

$$f(x_1, x_2) = x_1 x_2 + \overline{x}_1 \overline{x}_2 + \overline{x}_1 x_2$$

$$f(x_1, x_2) = x_1 x_2 + \overline{x}_1 \overline{x}_2 + \overline{x}_1 x_2 + \overline{x}_1 x_2$$

$$f(x_1, x_2) = x_1 x_2 + \overline{x}_1 x_2 + \overline{x}_1 \overline{x}_2 + \overline{x}_1 x_2$$


$$f(x_1, x_2) = (x_1 + \overline{x}_1) x_2 + \overline{x}_1 (\overline{x}_2 + x_2)$$

$$f(x_1, x_2) = 1.x_2 + \overline{x}_1.1$$


$$f(x_1, x_2) = x_2 + \overline{x}_1$$

Figure 2.19 A function to be synthesized.

Síntese Lógica



(a) Canonical sum-of-products




(b) Minimal-cost realization

Figure 2.20 Two implementations of the function in Figure 2.19.



Síntese Lógica



(a) Conveyor and sensors

(b) Truth table

$$\begin{array}{l} \overline{s}_1 \overline{s}_2 s_3 + \overline{s}_1 s_2 s_3 + s_1 \overline{s}_2 s_3 + s_1 s_2 s_3 + s_1 s_2 \overline{s}_3 + s_1 s_2 \overline{s}_3 \\ \overline{s}_1 s_3 (\overline{s}_2 + s_2) + s_1 s_3 (\overline{s}_2 + s_2) + s_1 s_2 (\overline{s}_3 + s_3) \\ \overline{s}_1 s_3 + s_1 s_3 + s_1 s_2 \\ \overline{s}_3 + s_1 s_2 \end{array}$$

ou

$$\begin{array}{l} \overline{s}_1\overline{s}_2s_3+\overline{s}_1s_2s_3+s_1\overline{s}_2s_3+s_1s_2s_3+s_1s_2\overline{s}_3+s_1s_2s_3\\ s_3(\overline{s}_1\overline{s}_2+\overline{s}_1s_2+s_1\overline{s}_2+s_1s_2)+s_1s_2(\overline{s}_3+s_3)\\ s_3.1+s_1s_2\\ s_3+s_1s_2 \end{array}$$

ou

$$\begin{array}{l} \overline{s}_{1}\overline{s}_{2}s_{3} + \overline{s}_{1}s_{2}s_{3} + s_{1}\overline{s}_{2}s_{3} + \overline{s}_{1}\overline{s}_{2}s_{3} + s_{1}s_{2}\overline{s}_{3} + s_{1}s_{2}s_{3} \\ \overline{s}_{1}s_{3}(s_{2} + \overline{s}_{2}) + \overline{s}_{2}s_{3}(s_{1} + \overline{s}_{1}) + s_{1}s_{2}(s_{3} + \overline{s}_{3}) \\ \overline{s}_{1}s_{3} + \overline{s}_{2}s_{3} + s_{1}s_{2} \\ s_{3}(\overline{s}_{1} + \overline{s}_{2}) + s_{1}s_{2} \\ s_{3}(\overline{s}_{1}s_{2}) + s_{1}s_{2} \\ s_{2} + s_{1}s_{2} \end{array}$$

$$\begin{array}{l} f(s_1,s_2,s_3) = \\ \overline{s}_1\overline{s}_2s_3 + \overline{s}_1s_2s_3 + s_1\overline{s}_2s_3 + s_1s_2\overline{s}_3 + s_1s_2s_3 \end{array}$$

Mintermos e maxtermos

Row number	x_1	x_2	x_3	Minterm	Maxterm
0 1 2 3 4 5 6 7	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	$m_0 = \bar{x}_1 \bar{x}_2 \bar{x}_3$ $m_1 = \bar{x}_1 \bar{x}_2 x_3$ $m_2 = \bar{x}_1 x_2 \bar{x}_3$ $m_3 = \bar{x}_1 x_2 x_3$ $m_4 = x_1 \bar{x}_2 \bar{x}_3$ $m_5 = x_1 \bar{x}_2 x_3$ $m_6 = x_1 x_2 \bar{x}_3$ $m_7 = x_1 x_2 x_3$	$M_0 = x_1 + x_2 + x_3$ $M_1 = x_1 + x_2 + \bar{x}_3$ $M_2 = x_1 + \bar{x}_2 + x_3$ $M_3 = x_1 + \bar{x}_2 + \bar{x}_3$ $M_4 = \bar{x}_1 + x_2 + x_3$ $M_5 = \bar{x}_1 + x_2 + \bar{x}_3$ $M_6 = \bar{x}_1 + \bar{x}_2 + x_3$ $M_7 = \bar{x}_1 + \bar{x}_2 + \bar{x}_3$

Figure 2.22 Three-variable minterms and maxterms.

Formas canônicas

Row number	x_1	x_2	x_3	$f(x_1, x_2, x_3)$
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

A three-variable function. Figure 2.23

Soma dos produtos:

$$f(x_1, x_2, x_3) = \Sigma(m_1, m_4, m_5, m_6) \quad f$$

$$f(x_1, x_2, x_3) = \Sigma m(1, 4, 5, 6)$$

Produto das somas:

$$f(x_1, x_2, x_3) = \Sigma(m_1, m_4, m_5, m_6) \qquad f(x_1, x_2, x_3) = \Pi(M_0, M_2, M_3, M_7)$$

$$f(x_1, x_2, x_3) = \Sigma m(1, 4, 5, 6) \qquad f(x_1, x_2, x_3) = \Pi M(0, 2, 3, 7)$$

Formas canônicas

Row number	x_1	x_2	x_3	$f(x_1, x_2, x_3)$
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

Figure 2.23 A three-variable function.


$$\overline{f} = m_0 + m_2 + m_3 + m_7$$

$$f = \overline{m_0 + m_2 + m_3 + m_7}$$


$$f = \overline{m_0} \overline{m_2} \overline{m_3} \overline{m_7}$$

$$f = M_0.M_2.M_3.M_7$$

Implementações possíveis para a função




(a) A minimal sum-of-products realization




(b) A minimal product-of-sums realization

Figure 2.24 Two realizations of the function in Figure 2.23.

Portas NAND e NOR





(b) NOR gates

Figure 2.25 NAND and NOR gates.

Teorema DeMorgan




Figure 2.26 DeMorgan's theorem in terms of logic gates.




Figure 2.27 Using NAND gates to implement a sum-of-products.





Figure 2.28 Using NOR gates to implement a product-of-sums.






Figure 2.29 NOR-gate realization of the function in Example 2.13.




Figure 2.30 NAND-gate realization of the function in Example 2.10.

Bibliografia

▶ Brown, S. & Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009

Lógica Digital (1001351) Síntese lógica

Prof. Edilson Kato kato@ufscar.br

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Maurício Figueiredo mauricio@ufscar.br

Prof. Roberto Inoue rsinoue@ufscar.br

Departamento de Computação Universidade Federal de São Carlos

Atualizado em: 29 de março de 2019



