Lógica Digital (1001351)

Circuitos Combinacionais: Conversores de códigos

Prof. Edilson Kato kato@ufscar.br

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Maurício Figueiredo mauricio@ufscar.br

Prof. Roberto Inoue rsinoue@ufscar.br

Departamento de Computação Universidade Federal de São Carlos


Atualizado em: 18 de abril de 2019






$w_1 \ w_0$	<i>y</i> ₀	y_1	<i>y</i> ₂	<i>y</i> ₃
0 0	1	0	0	0
0 1	0	1	0	0
1 0	0	0	1	0
1 1	0	0	0	1

(a) Truth table



(b) Graphical symbol



(c) Logic circuit

Figure 4.13 A 2-to-4 decoder.

En	w_1	w_0	<i>y</i> ₀	y_1	y_2	y_3
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	x	x	0	0	0	0



(a) Truth table

(b) Graphical symbol




figure4.31.v

```
module dec2to4 (W, En, Y);
     input [1:0] W;
2
     input En;
3
    output req [0:3] Y;
4
5
    always @(W, En)
6
       case ({En,W})
7
         3'b100: Y = 4'b1000;
8
9
         3'b101: Y = 4'b0100;
         3'b110: Y = 4'b0010;
10
         3'b111: Y = 4'b0001;
11
         default: Y = 4 b00000;
12
       endcase
13
14 endmodule
```

figure4.32.v

```
1 module dec2to4 (W, En, Y);
     input [1:0] W;
    input En;
3
    output req [0:3] Y;
4
5
    always @(W, En)
6
    begin
7
       if (En == 0)
       Y = 4'b0000;
9
       else
10
11
       case (W)
          0: Y = 4'b1000;
12
          1: Y = 4'b0100;
13
          2: Y = 4'b0010;
14
          3: Y = 4'b0001;
15
         endcase
16
    end
17
  endmodule
```

figure4.37.v

```
1 module dec2to4 (W, En, Y);
    input [1:0] W;
2
    input En;
3
    output req [0:3] Y;
4
    integer k;
5
6
    always @(W, En)
7
      for (k = 0; k \le 3; k = k+1)
8
         if ((W == k) \& \& (En == 1))
9
         Y[k] = 1;
10
       else
11
       Y[k] = 0;
12
13 endmodule
```




Figure 4.15 A 3-to-8 decoder using two 2-to-4 decoders.




Figure 4.16 A 4-to-16 decoder built using a decoder tree.

figure4.33.v

```
1 module dec4to16 (W, En, Y);
    input [3:0] W;
2
    input En;
3
    output [0:15] Y;
4
    wire [0:3] M;
5
6
    dec2to4 Dec1 (W[3:2], M[0:3], En);
7
    dec2to4 Dec2 (W[1:0], Y[0:3], M[0]);
8
    dec2to4 Dec3 (W[1:0], Y[4:7], M[1]);
9
  dec2to4 Dec4 (W[1:0], Y[8:11], M[2]);
10
    dec2to4 Dec5 (W[1:0], Y[12:15], M[3]);
11
12 endmodule
```




Figure 4.17 A 4-to-1 multiplexer built using a decoder.




Figure 4.44 Circuit for Example 4.24.

Codificadores

w_3	w_2	w_1	w_0	<i>y</i> ₁	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

(a) Truth table




Figure 4.19 A 4-to-2 binary encoder.

Codificadores

w_3	w_2	w_1	w_0	<i>y</i> ₁	y_0	Z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

Figure 4.20 Truth table for a 4-to-2 priority encoder.

figure4.36.v

```
1 module priority (W, Y, z);
     input [3:0] W;
2
     output reg [1:0] Y;
3
     output reg z;
4
5
     always @(W)
6
     begin
7
       z = 1;
8
       casex (W)
9
10
          4 b1xxx: Y = 3;
         4 \text{'b01xx: } Y = 2;
11
       4 \text{'b}001x: Y = 1;
12
       4 \text{'b0001: } Y = 0;
13
       default:
14
       begin
15
          z = 0;
16
           Y = 2 bx;
17
          end
18
       endcase
19
     end
20
  endmodule
```

figure4.38.v

```
1 module priority (W, Y, z);
    input [3:0] W;
2
    output reg [1:0] Y;
3
    output req z;
4
    integer k;
5
6
    always @(W)
7
    begin
      Y = 2 bx;
9
     z = 0;
10
    for (k = 0; k < 4; k = k+1)
11
       if (W[k])
12
       begin
13
        Y = k;
14
        z = 1;
15
        end
16
    end
17
  endmodule
```

Conversores de Códigos



(a) Code converter



(b) 7-segment display

w_3	w_2	w_1	w_0	а	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
1	0	1	0	1	1	1	0	1	1	1
1	0	1	1	0	0	1	1	1	1	1
1	1	0	0	1	0	0	1	1	1	0
1	1	0	1	0	1	1	1	1	0	1
1	1	1	0	1	0	0	1	1	1	1
1	1	1	1	1	0	0	0	1	1	1

(c) Truth table

Figure 4.21 A hex-to-7-segment display code converter.

figure4.34.v

```
1 module seg7 (hex, leds);
     input [3:0] hex;
2
     output reg [1:7] leds;
3
     always @(hex)
4
       case (hex) //abcdefg
5
          0: leds = 7'b11111110:
6
          1: leds = 7'b0110000;
7
          2: leds = 7'b1101101:
8
          3: leds = 7'b11111001;
9
         4: leds = 7'b0110011;
10
11
         5: leds = 7'b1011011:
         6: leds = 7'b1011111;
12
13
         7: leds = 7'b1110000;
         8: leds = 7'b11111111:
14
15
         9: leds = 7'b1111011;
         10: leds = 7'b11101111; //A
16
17
         11: leds = 7'b00111111; // b
         12: leds = 7'b1001110; // C
18
19
         13: leds = 7'b01111101; //d
         14: leds = 7'b10011111; // E
20
         15: leds = 7'b1000111; // F
21
       endcase
22
   endmodule
```

Bibliografia

▶ Brown, S. & Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009

Lógica Digital (1001351)

Circuitos Combinacionais: Conversores de códigos

Prof. Edilson Kato kato@ufscar.br

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Maurício Figueiredo mauricio@ufscar.br

Prof. Roberto Inoue rsinoue@ufscar.br

Departamento de Computação Universidade Federal de São Carlos

Atualizado em: 18 de abril de 2019



