This assingment main proposal is to implement and test using VHDL and Vivado an incrementor/decrementor whose output in two 7-segments display. You can found also the assignment statement and the report.
To implement this, it was used the following schematic:
Wellington Espindula: Main Author
Fernanda Lima Kastensmidt, Ph.D.: Digital Systems' Professor