1.5.9 Exercise 9

- 1. Provide the instruction type, assembly language instruction, and binary representation of instruction described by the following RISC-V fields:
 - opcode=0x33, funct3=0x0, funct7=0x20, rs2=5, rs1=7, rd=6
 - opcode=0x3, funct3=0x3, rs1=27, rd=3, imm=0x4
- 2. Considering the standard 32-bit RISC-V instruction formats, convert the following instructions to machine code.
 - add x1, x2, x3
 - addi x1, x2, 100
 - $1b \times 1, 4(\times 2)$
 - beq x6, x8, 1024
 - lw t5, 17(t6)
- 3. What are the instructions encoded by:
 - 0x003122B3
 - 0x00820783
 - 0x00219223
 - 0xEE151917
- 4. Consider the following assembly code:

```
.text
```

- 1. mv s1 a0
- 2. addi s2 s2 4
- 3. Start: beg s1 x0 End
- 4. lw a0 0(s1)
- 5. jal ra printf
- 6. add s1 s2 s1
- 7. lw s1 0(s1)
- 8. jal x0 Start
- 9. End: jalr x0, ra, 0
 - a. What is the machine code generated for beg s1 x0 End (line 3).
 - b. Given the hex representation, which line number in the above program does it correspond to?

0x0004A483

0xFEDFF06F

5. You want to build a mini RISC-V instruction architecture that only supports 16 registers, which allows the length of the register fields to be shortened. Assuming that you use the extra bits to extend the immediate field, what is the range of half-word instructions that can be reached using a branch instruction in this new format? [<lower bound>, <upper bound>]

1.5.10 Exercise 10

When the execution reaches point Break!, what location will the five expressions: &year, Name, Game, Ver, &ver give? (i.e. "stack", "heap", "static" or "text")

1.5 Tutorial 5 23

```
1 #include <stdio.h>
2 #include <stdlib.h>
3 static const int year = 2019;
4
5 int main (void) {
6 char name[] = "Jose";
7 char *game = "The Elder Scrolls";
8 int *ver = malloc(sizeof(int));
9 *ver = 5;
10 /* Break! */
11 printf("Until %d, %s's favourite game is %s %d.", year, name, game, *ver);
12 return 0;
13 }
```

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct7				rs2	rs	1	fun	ct3	1	rd	ope	ode	R-type
	ir	nm[11:0)]		rs	1	fun	ct3	1	rd	ope	ode	I-type
	imm[11:	5]			rs2	rs	1	fun	ct3	imn	n[4:0]	ope	ode	S-type
i	mm[12 10):5]			rs2	rs	1	fun	ct3	imm[4:1[11]	ope	ode	B-type
	imm[31:12]							1	rd	ope	ode	U-type		
	imm[20]10:1[11]19:12]							1	rd	ope	ode	J-type		

DVGOT	Dogo	Instruction	Cot

			m[31:12]	rd	0110111	LUI				
		im	m[31:12]	rd	0010111	AUIPC				
			10:1 11 19	9:12]		rd	1101111	JAL		
	imm[11:0]			rs1	000	rd	1100111	JALR.		
imm[12]10			rs2	rs1	000	imm[4:1 11]	1100011	BEQ		
imm[12]1			rs2	rs1	001	imm[4:1 11]	1100011	BNE		
imm[12]1	0:5]		rs2	rs1	100	imm[4:1 11]	1100011	BLT		
imm[12]10			rs2	rs1	101	imm[4:1 11]	1100011	BGE		
imm[12]10		rs2		rs1	110	imm[4:1 11]	1100011	BLTU		
imm[12]10			rs2	rs1	111	imm[4:1 11]	1100011	BGEU		
	mm[11:0			rs1	000	rd	0000011	LB		
	mm[11:0			rs1	001	rd	0000011	LH		
	mm[11:0	4		rs1	010	rd	0000011	LW		
	mm[11:0			rs1	100	rd	0000011	LBU		
i	mm[11:0	0]		rs1	101	rd	0000011	LHU		
imm[11:			rs2	rs1	000	imm[4:0]	0100011	SB		
imm[11:	4		rs2	rs1	001	imm[4:0]	0100011	SH		
imm[11:			rs2	rs1	010	imm[4:0]	0100011	SW		
	mm[11:0			rs1	000	rd	0010011	ADDI		
	mm[11:0			rs1	010	rd	0010011	SLTI		
	mm[11:0			rs1	011	rd	0010011	SLTIU		
	mm[11:0			rs1	100	rd	0010011	XORI		
	mm[11:0			rs1	110	rd	0010011	ORI		
	mm[11:0	0]		rs1	111	rd	0010011			
000000		5	shamt	rs1	001	rd	0010011	SLLI		
000000		shamt		rs1	101	rd	0010011	SRLI		
010000		5	shamt	rs1	101	rd	0010011	SRAI		
000000		rs2		rs1	000	rd	0110011	ADD		
010000		rs2		rs1	000	rd	0110011	SUB		
	0000000		rs2	rs1	001	rd	0110011	SLL		
	0000000		rs2	rs1	010	rd	0110011	SLT		
0000000		rs2		rs1	011	rd	0110011	SLTU		
0000000		rs2		rs1	100	rd	0110011	XOR		
000000	rs2		rs1	101	rd	0110011	SRL			
0100000		rs2		rs1	101	rd	0110011	SRA		
	0000000		rs2	rs1	110	rd	0110011	OR.		
0000000		rs2		rs1	111	rd	0110011	AND		
	fm pre		succ	rs1	000	rd	0001111	FENCE		
1000	001			00000	000	00000	0001111	FENCE.TSO		
0000	000			00000	000	00000	0001111	PAUSE		
	00000000000				000	00000	1110011	ECALL		
00000000001				00000	000	00000	1110011	EBREAK		