Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

ecp5: Add support for mapping 36-bit wide PDP BRAMs #1425

Merged
merged 2 commits into from Oct 3, 2019

Conversation

daveshah1
Copy link

This is one of the last core features that wasn't previously supported. It should improve area and Fmax for designs with several small but wide memories such as CPUs/SoCs or higher precision DSP work.

Pending YosysHQ/nextpnr#337 and further testing/benchmarking (BRAM mapping thresholds might need changes too)

Signed-off-by: David Shah <dave@ds0.me>
Signed-off-by: David Shah <dave@ds0.me>
@daveshah1 daveshah1 changed the title [WIP] ecp5: Add support for mapping 36-bit wide PDP BRAMs ecp5: Add support for mapping 36-bit wide PDP BRAMs Oct 3, 2019
@daveshah1 daveshah1 merged commit e0a6742 into master Oct 3, 2019
@daveshah1 daveshah1 deleted the dave/ecp5_pdp16 branch October 3, 2019 08:53
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants