




[illegible]

Power - Main input, 5V and 3.3V regulator	Sheet 2
Power - MCU Power	Sheet 3
Power - MCU Decoupling	Sheet 4
Reset and JTAG	Sheet 5
Clocks	Sheet 6
MCU GPIO 1	Sheet 7
MCU GPIO 2	Sheet 8
Comms 1 - CAN and LIN	Sheet 9
Comms 2 - OpenSDA	Sheet 10
Comms 3 - USB Host Interface (device footprints only)	Sheet 11
Comms 4 - Ethernet (RMII Mode)	Sheet 12
Comms 5 - FlexRay	Sheet 13
User - Switches, LED's ,Potentiometer and SD CARD	Sheet 14
User - GPIO Connectors	Sheet 15

[illegible]

		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598			
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: C Neacsiu		ICAP Classification: CP: IUC: X PUB:			
Drawn by: C Neacsiu		Drawing Title: DEVKIT-MPC5748G			
Approved: Pessers Philip		Page Title: Index and Title Page			
Size B		Document Number SCH-29030 PDF: SPF-29030			Rev D1
Date: Monday, April 03, 2023		Sheet 1 of 15			






SPI_CS
SPI_ESP_MOSI
SPI_CLK
SPI_ESP_MISO



ESP32-S3-WROOM-1U(pin-out)
Note: This is not another chip, it is module pinout.

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date: Saturday, July 29, 2023		
Sheet 1 of 1		

Power Input and Voltage Regulators






ICAP Classification: CP: IUO: X PUBI:				
Drawing Title: DEVKIT-MPC5748G				
Page Title: Power Input, 5V, 3.3V Reg				
Size B	Document Number	SCH-29030	PDF: SPF-29030	Rev D1
Date:	Monday, April 03, 2023	Sheet 2	of 15	

A



1

Calypso MCU Decoupling and bulk storage




ICAP Classification: CP: IUO: X PUBI:			
Drawing Title: DEVKIT-MPC5748G			
Page Title: Calypso MCU Decoupling			
Size B	Document Number SCH-29030	PDF: SPF-29030	Rev D1
Date: Monday, April 03, 2023	Sheet 4	of 15	

Reset is in the
VDD HVA domain.




The Reset pad on Calypso is in the VDD HV_A domain which can be run from either 3.3V or 5V (selected by the VDD HV_A and PER HVA Jumpers)

To maintain brightness on the LED's irrespective of the voltage setting, the LED's are powered from constant 3.3V, grounded via the reset line.



ONCE Connector



ICAP Classification: CP: ____ IUO: X PUBI:

Drawing Title:

DEVKIT-MPC5748G

Page Title:

Reset Circuitry & External Clock In, JTAG

Size	B
------	---

Document Number


SCH-29030 PDF: SPF-29030

Rev	D1
-----	----


Date: Thursday, April 06, 2023

Sheet 5 of 15

OpenSDA INTERFACE



Clocks



ICAP Classification: CP: IUO: X PUBI:			
Drawing Title: DEVKIT-MPC5748G			
Page Title: Clocks			
Size B	Document Number	SCH-29030 PDF: SPF-29030	Rev D1
Date:	Monday, April 03, 2023	Sheet 6	of 15

SPC5748GHK0AMKU6



Key to text colours:
Purple - Comms Physical Interfaces
Orange - Other Peripherals and I/O
Blue - Debug (JTAG & Nexus)
Black - Clock, Reset and Control
RED - I/O Matrix and other functions (eg LED)
Green - I/O Matrix (dedicated)

(14,15)	PI0	<<	(GPIO)	PI0	172
(14,15)	PI1	<<	(GPIO)	PI1	171
(14,15)	PI2	<<	(GPIO)	PI2	170
(14,15)	PI3	<<	(GPIO)	PI3	169
(14,15)	PI4	<<	(USB1_STP)	PI4	143
(11)	PI5	<<	(USB1_NXT)	PI5	142
(15)	PI6	<<	(GPIO)	PI6	11
(11,15)	PI7	<<	(USB1_RST)	PI7	12
(15)	PI8	<<	(GPIO)	PI8	108
(12,15)	PI11	<<	(ENET_RST)	PI11	111
(15)	PI12	<<	(GPIO)	PI12	112
(15)	PI13	<<	(GPIO)	PI13	113
(15)	PI14	<<	(GPIO)	PI14	76
(15)	PI15	<<	(GPIO)	PI15	75
(15)	PJ0	<<	(GPIO)		74
(15)	PJ1	<<	(GPIO)		73
(15)	PJ2	<<	(GPIO)		72
(15)	PJ3	<<	(GPIO)		71
(14)	PJ4	<<	(LED1)		5

U16C

PI0/GPIO128/E0UC_28_Y/LIN8TX/SDA1/SD_DAT3	
PI1/GPIO129/E0UC_29_Y/SCL1/SD_DAT2/WKPU24/LIN8RX	
PI2/GPIO130/E0UC_30_Y/LIN9TX/SDA2/SD_DAT1	
PI3/GPIO131/E0UC_31_Y/SCL2/SD_DAT0/WKPU23/LIN9RX	
PI4/GPIO132/E1UC_28_Y/SOUT_0/U_LPH1_STP	
PI5/GPIO133/E1UC_29_Y/SCLK_0/CS2_1/CS2_2/U_LPH1_NXT	
PI6/GPIO134/E1UC_30_Y/CS0_0/CS0_1/CS0_2/DO0/SS_0/SS_1/SS_2	
PI7/GPIO135/E1UC_31_Y/CS1_0/CS1_1/CS1_2/DO1	P
PI8/GPIO136/E2UC_15_Y/ADC0_S16/MLBCLK/MII_1_RX_CLK	
PI11/GPIO139/E2UC_14_Y/ENET0_TMR1/ADC0_S19/dSIN_3	
PI12/GPIO140/dCS0_3/dCS0_2/MII_1_TX_EN/ADC0_S20/dSS_2/dSS_3	
PI13/GPIO141/dCS1_3/dCS1_2/MII_1_TXD3/ADC0_S21	
PI14/GPIO142/SAI2_D0/ADC0_S22/SIN_0	
PI15/GPIO143/CS0_0/dCS2_2/SAI2_MCLK/ADC0_S23/SS_0	
PJ0/GPIO144/CS1_0/dCS3_2/SAI2_SYNC/E2UC_19_Y/ADC0_S24	
PJ1/GPIO145/SOUT_0/SAI2_BCLK/ADC0_S25/SIN_1	
PJ2/GPIO146/CS0_1/CS0_2/CS0_3/SAI1_D0/ADC0_S26/SS_1/SS_2/SS_3	
PJ3/GPIO147/CS1_1/CS1_2/CS1_3/SAI1_BCLK/ADC0_S27	
PJ4/GPIO148/SCLK_1/E1UC_18_Y/E2UC_4_Y/EIN_ERR	

Calypso 176QFP

PACKAGE 30F3 GPIO PINS2

SPC5748GHK0AMKU6



ICAP Classification: CP: IUC: X PUBI:			
Drawing Title: DEVKIT-MPC5748G			
Page Title: Calypso GPIO 2of2			
Size B	Document Number SCH-29030	PDF: SPF-29030	Rev D1
Date: Monday, April 03, 2023	Sheet 8	of 15	

All CAN and LIN signals are in power domain VDD_HV_A.

All interfaces will work at 3.3V or 5.0V (PER_HVA)

CAN & LIN


VDD - 5.0V input supply for CAN transceiver (4.5 to 5.5V)
VI/O - determines the signal level on MCU TX and RX pins and can range from 2.8 to 5.5V
STB - High for Standby mode, pulled low for normal mode.




OBD/M	对应接针	DB9/F
11	-----	1
14	-----	2
5	-----	3
8	-----	4
1	-----	5
空	-----	6
6	-----	7
3	-----	8
16	-----	9

接线定义一

线总长度：1米



17/13
DIAGNOSTIC SOCKET OBD II



汽车维修手册

ICAP Classification: CP: IUC: X PUBI:


Drawing Title: **DEVKIT-MPC5748G**

Page Title: **CAN and LIN**


Size B	Document Number SCH-29030	PDF: SPF-29030	Rev D1
--------	---------------------------	----------------	--------

Date: Friday, July 28, 2023	Sheet 9 of 15
-----------------------------	---------------

CAN0 Physical Interface



LIN0 Physical Interface




12V
Shield
GND
DOIP_WeekUP

OBD16-----DB9-9
OBD4-----DB9-10
OBD5-----DB9-3
OBD8-----DB9-5
OBD6-----DB9-7
OBD14-----DB9-2
OBD12-----DB9-4
OBD13-----DB9-6
OBD3-----DB9-8
OBD11-----DB9-1

12V
Shield
GND
LIN

OBD16-----DB9-9
OBD4-----DB9-10
OBD5-----DB9-3
OBD8-----DB9-5
OBD6-----DB9-7
OBD14-----DB9-2
OBD12-----DB9-6
OBD13-----DB9-1
OBD3-----DB9-8
OBD8-----DB9-4



USB (Type A Host and Type AB OTG)


USB Signals
are in
power
domain
VDD_HV_A

The USB
interface
only
supports
3.3V
operation.
All I/O
signals must
be 3.3V. If
VDD_HVA is
set to 5V,
USB MCU
pads must be
left as
tri-state
with no
pullups or
series
resistors to
be removed

(Layout Note: Place Series
Termination resistor (30 Ohm) close
to USB IC)

General Layout Note. Recommendation is to keep all
tracks between MCU and USB PHI less than 3"

211-78945 -
CON 5 USB_MICRO_AB_RECEPTACLE RA SKT SMT 0.65MM SP 122H AU
Changed to
211-75297-USB TYPE_A
CON 4 SKT RA SMT -- AU USB A



ICAP Classification: CP: IUO: X PUBI:			
Drawing Title: DEVKIT-MPC5748G			
Page Title: USB Type A / Type AB			
Size B	Document Number SCH-29030	PDF: SPF-29030	Rev D1
Date: Friday, July 28, 2023	Sheet 11	of 15	

Ethernet Physical Interface & DOIP

Reset Control:

- Reset from MCU Reset Out (will reset with MCU)
- Reset from GPIO. Allows MCU to reset PHY as well as hold PHY in reset while reset config data can be driven onto pins to change mode etc.

PHY_RESET_B must be a GPIO toggled after CLKIN is active.

PHY_INT_1 HDR 1X2 DNP


MCU can drive the Pullup required by this signal

Reset Control:

- Reset from MCU Reset Out (will reset with MCU)
- Reset from GPIO. Allows MCU to reset PHY as well as hold PHY in reset while reset config data can be driven onto pins to change mode etc.

Pinout Table:

Pin	Signal	Notes
1	RST-OUTx	(5)
2	PHY_RST_B	(8,15)
3	PHY_INT_1	(1)
4	PHY_RST_B	(2)
5	PHY_RST_B	(3)
6	PHY_RST_B	(4)
7	PHY_RST_B	(5)
8	PHY_RST_B	(6)
9	PHY_RST_B	(7)
10	PHY_RST_B	(8)
11	PHY_RST_B	(9)
12	PHY_RST_B	(10)
13	PHY_RST_B	(11)
14	PHY_RST_B	(12)
15	PHY_RST_B	(13)
16	PHY_RST_B	(14)
17	PHY_RST_B	(15)
18	PHY_RST_B	(16)
19	PHY_RST_B	(17)
20	PHY_RST_B	(18)
21	PHY_RST_B	(19)
22	PHY_RST_B	(20)
23	PHY_RST_B	(21)
24	PHY_RST_B	(22)
25	PHY_RST_B	(23)
26	PHY_RST_B	(24)
27	PHY_RST_B	(25)
28	PHY_RST_B	(26)
29	PHY_RST_B	(27)
30	PHY_RST_B	(28)
31	PHY_RST_B	(29)
32	PHY_RST_B	(30)
33	PHY_RST_B	(31)
34	PHY_RST_B	(32)
35	PHY_RST_B	(33)
36	PHY_RST_B	(34)
37	PHY_RST_B	(35)
38	PHY_RST_B	(36)
39	PHY_RST_B	(37)
40	PHY_RST_B	(38)
41	PHY_RST_B	(39)
42	PHY_RST_B	(40)
43	PHY_RST_B	(41)
44	PHY_RST_B	(42)
45	PHY_RST_B	(43)
46	PHY_RST_B	(44)
47	PHY_RST_B	(45)
48	PHY_RST_B	(46)
49	PHY_RST_B	(47)
50	PHY_RST_B	(48)
51	PHY_RST_B	(49)
52	PHY_RST_B	(50)
53	PHY_RST_B	(51)
54	PHY_RST_B	(52)
55	PHY_RST_B	(53)
56	PHY_RST_B	(54)
57	PHY_RST_B	(55)
58	PHY_RST_B	(56)
59	PHY_RST_B	(57)
60	PHY_RST_B	(58)
61	PHY_RST_B	(59)
62	PHY_RST_B	(60)
63	PHY_RST_B	(61)
64	PHY_RST_B	(62)
65	PHY_RST_B	(63)
66	PHY_RST_B	(64)
67	PHY_RST_B	(65)
68	PHY_RST_B	(66)
69	PHY_RST_B	(67)
70	PHY_RST_B	(68)
71	PHY_RST_B	(69)
72	PHY_RST_B	(70)
73	PHY_RST_B	(71)
74	PHY_RST_B	(72)
75	PHY_RST_B	(73)
76	PHY_RST_B	(74)
77	PHY_RST_B	(75)
78	PHY_RST_B	(76)
79	PHY_RST_B	(77)
80	PHY_RST_B	(78)
81	PHY_RST_B	(79)
82	PHY_RST_B	(80)
83	PHY_RST_B	(81)
84	PHY_RST_B	(82)
85	PHY_RST_B	(83)
86	PHY_RST_B	(84)
87	PHY_RST_B	(85)
88	PHY_RST_B	(86)
89	PHY_RST_B	(87)
90	PHY_RST_B	(88)
91	PHY_RST_B	(89)
92	PHY_RST_B	(90)
93	PHY_RST_B	(91)
94	PHY_RST_B	(92)
95	PHY_RST_B	(93)
96	PHY_RST_B	(94)
97	PHY_RST_B	(95)
98	PHY_RST_B	(96)
99	PHY_RST_B	(97)
100	PHY_RST_B	(98)
101	PHY_RST_B	(99)
102	PHY_RST_B	(100)
103	PHY_RST_B	(101)
104	PHY_RST_B	(102)
105	PHY_RST_B	(103)
106	PHY_RST_B	(104)
107	PHY_RST_B	(105)
108	PHY_RST_B	(106)
109	PHY_RST_B	(107)
110	PHY_RST_B	(108)
111	PHY_RST_B	(109)
112	PHY_RST_B	(110)
113	PHY_RST_B	(111)
114	PHY_RST_B	(112)
115	PHY_RST_B	(113)




Ethernet Physical Interface & DOIP

Layout Note:
PLEASE ROUT TX/RX N/P SIGNALS STRAIGHTFORWARD AND AVOID T-JUNCTIONS ON RESISTOR PAD INTERCONNECTION

Layout Note:
100 Ohm Differential Pair.
Keep tracks as short as possible
Match pair within 5 mils

Reset Control:
- Reset from MCU Reset Out (will reset with MCU)
- Reset from GPIO. Allows MCU to reset PHY as well as hold PHY in reset while reset config data can be driven onto pins to change mode etc.

iCAP Classification: CP: IUX: X PUB:			
Drawing Title: DEVKIT-MPC5748G			
Page Title: Ethernet			
Size C	Document Number SCH-29030	PDF: SPF-29030	Rev D1
Date: Friday, July 28, 2023	Sheet 12	of 15	



Ethernet Physical Interface & DOIP

Layout Note:
PLEASE ROUT TX/RX N/P SIGNALS STRAIGHTFORWARD AND AVOID T-JUNCTIONS ON RESISTOR PAD INTERCONNECTION

Layout Note:
100 Ohm Differential Pair.
Keep tracks as short as possible
Match pair within 5 mils


Reset Control:
- Reset from MCU Reset Out (will reset with MCU)
- Reset from GPIO. Allows MCU to reset PHY as well as hold PHY in reset while reset config data can be driven onto pins to change mode etc.

iCAP Classification: CP: IUX: X PUB:			
Drawing Title: DEVKIT-MPC5748G			
Page Title: Ethernet			
Size C	Document Number SCH-29030	PDF: SPF-29030	Rev D1
Date: Friday, July 28, 2023	Sheet 12	of 15	

FlexRAY Physical Interface

All Signals are in power domain VDD_HV_A.


FlexRAY interface will work at 3.3V or 5.0V (PER_HVA)




ICAP Classification: CP: IUO: X PUBI:			
Drawing Title: DEVKIT-MPC5748G			
Page Title: FlexRAY Physical Interface			
Size B	Document Number	SCH-29030 PDF: SPF-29030	Rev D1
Date:	Friday, July 28, 2023	Sheet 13 of 15	

User Peripherals (Led's, Switches and ADC Pot)

Switches are hard wired to 3.3V rather than 5V so it's not possible to drive 5V into a 3.3V pad (which would cause damage). Similarly, the LED's are active low with 3.3v supply so can be safely coupled to pads on either 3.3V or 5V domains. The ADC input is limited to 3.3V, again to prevent driving 5V into a 3.3V pad which would cause damage.



Micro SD CARD HOLDER



ICAP Classification:		CP:		IUO: X		PUBI:	
Drawing Title:							
DEVKIT-MPC5748G							
Page Title:							
User Peripherals							
Size B	Document Number		SCH-29030		PDF: SPF-29030		Rev D1
Date: Monday, April 03, 2023				Sheet 14 of 15			