






[illegible][illegible][illegible][illegible][illegible]

Power Input and Voltage Regulators



| | | | |
|--|---------------------------|----------------|--------|
| | | | |
| ICAP Classification: CP: IUO: X PUBI: | | | |
| Drawing Title: DEVKIT-MPC5748G | | | |
| Page Title: Power Input, 5V, 3.3V Reg | | | |
| Size B | Document Number SCH-29030 | PDF: SPF-29030 | Rev D1 |
| Date: Monday, April 03, 2023 | Sheet 2 | of 15 | |

Calypso MCU Power Connections


Power Supply Constraints:

- If VDD_HV_A is driven from 3.3V, VDD_HV_FL A must also be supplied from 3.3V
- If VDD_HV_A is driven from 5V, the VDD_HV_FL A pin must be disconnected from 3.3V
- Don't attempt to over drive an analogue pad to 5V when the digital VDD_HV_x supply is set to 3.3V. This will trigger the ESD protection on that pad. For example if VDD_HV_A is set to 3.3V and the analogue supplies are set to 5V, you cannot drive 5V into a pad in the VDD_HV_A domain

Default Configuration:

- ALL MCU supply voltages are set to 3.3V (ADC0, ADC1, VDD_HV_A, VDD_HV_B, VDD_HV_C, VBallast)
- VDD_HV_FL A = External 3.3V supplied (jumper fitted)

The analogue pins can only be driven to the same voltage as the VDD_HV_x domain they are situated in (ie max 3.3V) so makes sense for the analogue supply and reference to be 3.3V



Notes on signal Grounds:

- The scheme shown has the analogue and digital grounds connected to the same plane
- This results in better ADC performance than using an analogue ground plane with single entry point (or ferrite) to digital ground plane.



ICAP Classification: CP: IUO: X PUBI:

Drawing Title:




DEVKIT-MPC5748G

Page Title:

Calypso MCU Power

| Size B | Document Number | SCH-29030 | PDF: SPF-29030 | Rev D1 |
|--------|--------------------------|-----------|----------------|--------|
| Date: | Thursday, April 06, 2023 | Sheet 3 | of 15 | |

Calypso MCU Decoupling and bulk storage




| | | | |
|---|---------------------------|----------------|--------|
| ICAP Classification: CP: IUO: X PUBI: | | | |
| Drawing Title: DEVKIT-MPC5748G | | | |
| Page Title: Calypso MCU Decoupling | | | |
| Size B | Document Number SCH-29030 | PDF: SPF-29030 | Rev D1 |
| Date: Monday, April 03, 2023 | Sheet 4 | of 15 | |


Reset and External Clock In

Reset is in the
VDD_HVA domain.


Reset Input / Output



JTAG Standard 14-pin Connector



OpenSDA INTERFACE



ICAP Classification: CP: IUO: X PUBI:

Drawing Title:

DEVKIT-MPC5748G


Page Title:

Reset Circuitry & External Clock In, JTAG


| Size B | Document Number | SCH-29030 | PDF: SPF-29030 | Rev D1 |
|--------|-----------------|-----------|----------------|--------|
|--------|-----------------|-----------|----------------|--------|

| Date: | Thursday, April 06, 2023 | Sheet | 5 | of | 15 |
|-------|--------------------------|-------|---|----|----|
|-------|--------------------------|-------|---|----|----|

Clocks



| | | | |
|---------------------------------------|---------------------------|----------------|--------|
| ICAP Classification: CP: IUO: X PUBI: | | | |
| Drawing Title: DEVKIT-MPC5748G | | | |
| Page Title: Clocks | | | |
| Size B | Document Number SCH-29030 | PDF: SPF-29030 | Rev D1 |
| Date: Monday, April 03, 2023 | Sheet 6 | of 15 | |



Calypso GPIO 2 of 2

Key to text colours:
Purple - Comms Physical Interfaces
Orange - Other Peripherals and I/O
Blue - Debug (JTAG & Nexus)
Black - Clock, Reset and Control
RED - I/O Matrix and other functions (eg LED)
Green - I/O Matrix (dedicated)

| | | | | | |
|---------|------|----|------------|------|-----|
| (14,15) | PI0 | << | (GPIO) | PI0 | 172 |
| (14,15) | PI1 | << | (GPIO) | PI1 | 171 |
| (14,15) | PI2 | << | (GPIO) | PI2 | 170 |
| (14,15) | PI3 | << | (GPIO) | PI3 | 169 |
| (14,15) | PI4 | << | (USB1_STP) | PI4 | 143 |
| (11) | PI5 | << | (USB1_NXT) | PI5 | 142 |
| (15) | PI6 | << | (GPIO) | PI6 | 11 |
| (11,15) | PI7 | << | (USB1_RST) | PI7 | 12 |
| (15) | PI8 | << | (GPIO) | PI8 | 108 |
| | | | | | |
| (12,15) | PI11 | << | (ENET_RST) | PI11 | 111 |
| (15) | PI12 | << | (GPIO) | PI12 | 112 |
| (15) | PI13 | << | (GPIO) | PI13 | 113 |
| (15) | PI14 | << | (GPIO) | PI14 | 76 |
| (15) | PI15 | << | (GPIO) | PI15 | 75 |
| | | | | | |
| (15) | PJ0 | << | (GPIO) | | 74 |
| (15) | PJ1 | << | (GPIO) | | 73 |
| (15) | PJ2 | << | (GPIO) | | 72 |
| (15) | PJ3 | << | (GPIO) | | 71 |
| (14) | PJ4 | << | (LED1) | | 5 |

U16C

PI0/GPIO128/E0UC_28_Y/LIN8TX/SDA1/SD_DAT3
PI1/GPIO129/E0UC_29_Y/SCL1/SD_DAT2/WKPU24/LIN8RX
PI2/GPIO130/E0UC_30_Y/LIN9TX/SDA2/SD_DAT1
PI3/GPIO131/E0UC_31_Y/SCL2/SD_DAT0/WKPU23/LIN9RX
PI4/GPIO132/E1UC_28_Y/SOUT_0/U1PH1_STP
PI5/GPIO133/E1UC_29_Y/SCLK_0/CS2_1/CS2_2/U1PH1_NXT
PI6/GPIO134/E1UC_30_Y/CS0_0/CS0_1/CS0_2/DO0/SS_0/SS_1/SS_2
PI7/GPIO135/E1UC_31_Y/CS1_0/CS1_1/CS1_2/DO1
PI8/GPIO136/E2UC_15_Y/ADC0_S16/MLBCLK/M11_1_RX_CLK

PI11/GPIO139/E2UC_14_Y/ENET0_TMR1/ADC0_S19/dSIN_3
PI12/GPIO140/dCS0_3/dCS0_2/M11_1_TX_EN/ADC0_S20/dSS_2/dSS_3
PI13/GPIO141/dCS1_3/dCS1_2/M11_1_TXD3/ADC0_S21
PI14/GPIO142/SAI2_D0/ADC0_S22/SIN_0
PI15/GPIO143/CS0_0/dCS2_2/SAI2_MCLK/ADC0_S23/SS_0

PJ0/GPIO144/CS1_0/dCS3_2/SAI2_SYNC/E2UC_19_Y/ADC0_S24
PJ1/GPIO145/SOUT_0/SAI2_BCLK/ADC0_S25/SIN_1
PJ2/GPIO146/CS0_1/CS0_2/CS0_3/SAI1_D0/ADC0_S26/SS_1/SS_2/SS_3
PJ3/GPIO147/CS1_1/CS1_2/CS1_3/SAI1_BCLK/ADC0_S27
PJ4/GPIO148/SCLK_1/E1UC_18_Y/E2UC_4_Y/EIN_ERR

Calypso 176QFP

PACKAGE 30F3 GPIO PINS2

SPC5748GHK0AMKU6



| | | | |
|---------------------------------------|------------------------|--------------------------|--------|
| ICAP Classification: CP: IUC: X PUBI: | | | |
| Drawing Title: DEVKIT-MPC5748G | | | |
| Page Title: Calypso GPIO 2of2 | | | |
| Size B | Document Number | SCH-29030 PDF: SPF-29030 | Rev D1 |
| Date: | Monday, April 03, 2023 | Sheet 8 of 15 | |

All CAN and LIN signals are in power domain VDD_HV_A.

All interfaces will work at 3.3V or 5.0V (PER_HVA)

CAN & LIN


VDD - 5.0V input supply for CAN transceiver (4.5 to 5.5V)
VI/O - determines the signal level on MCU TX and RX pins and can range from 2.8 to 5.5V
STB - High for Standby mode, pulled low for normal mode.




| OBD/M | 对应接针 | DB9/F |
|-------|-------|-------|
| 11 | ----- | 1 |
| 14 | ----- | 2 |
| 5 | ----- | 3 |
| 8 | ----- | 4 |
| 1 | ----- | 5 |
| 空 | ----- | 6 |
| 6 | ----- | 7 |
| 3 | ----- | 8 |
| 16 | ----- | 9 |

接线定义一

线总长度：1米



17/13
DIAGNOSTIC SOCKET OBD II



汽车维修手册




ICAP Classification: CP: IUC: X PUBI:

Drawing Title: **DEVKIT-MPC5748G**

Page Title: **CAN and LIN**

| | | | |
|--------|---------------------------|----------------|--------|
| Size B | Document Number SCH-29030 | PDF: SPF-29030 | Rev D1 |
|--------|---------------------------|----------------|--------|

Date: Friday, July 28, 2023 Sheet 9 of 15



USB (Type A Host and Type AB OTG)


USB Signals
are in
power
domain
VDD_HV_A

The USB
interface
only
supports
3.3V
operation.
All I/O
signals must
be 3.3V. If
VDD_HVA is
set to 5V,
USB MCU
pads must be
left as
tri-state
with no
pullups or
series
resistors to
be removed

(Layout Note: Place Series
Termination resistor (30 Ohm) close
to USB IC)


General Layout Note. Recommendation is to keep all
tracks between MCU and USB PHI less than 3"

211-78945 -
CON 5 USB_MICRO_AB_RECEPTACLE RA SKT SMT 0.65MM SP 122H AU
Changed to
211-75297-USB TYPE_A
CON 4 SKT RA SMT -- AU USB A



| | | | |
|---|-----------------------|--------------------------|--------|
| ICAP Classification: CP: IUO: X PUBI: | | | |
| Drawing Title: DEVKIT-MPC5748G | | | |
| Page Title: USB Type A / Type AB | | | |
| Size B | Document Number | SCH-29030 PDF: SPF-29030 | Rev D1 |
| Date: | Friday, July 28, 2023 | Sheet 11 of 15 | |


Ethernet Physical Interface & DOIP




| | | | | | |
|-------|-----------------------|-------|----|----|----|
| Date: | Friday, July 28, 2023 | Sheet | 13 | of | 15 |
|-------|-----------------------|-------|----|----|----|

User Peripherals (Led's, Switches and ADC Pot)

Switches are hard wired to 3.3V rather than 5V so it's not possible to drive 5V into a 3.3V pad (which would cause damage)
Similarly, the LED's are active low with 3.3v supply so can be safely coupled to pads on either 3.3V or 5V domains
The ADC input is limited to 3.3V, again to prevent driving 5V into a 3.3V pad which would cause damage



Micro SD CARD HOLDER



| | | | | | | |
|----------------------|------------------------|--|-----------|------------------|--------|-------|
| ICAP Classification: | | | | CP: | IUO: X | PUBI: |
| Drawing Title: | | | | DEVKIT-MPC5748G | | |
| Page Title: | | | | User Peripherals | | |
| Size B | Document Number | | SCH-29030 | PDF: SPF-29030 | Rev D1 | |
| Date: | Monday, April 03, 2023 | | Sheet | 14 | of | 15 |