

Gate positive-going input trigger level is around 50% UCC minimum. Capacitor must stay under 50% charge long enough to allow the ESP8266 to boot and drive the second gate input HIGH. 4u7 + 220k = 7 716ms