



Gate positive-going input trigger level is around 50% VCC minimum.  
 Capacitor must stay under 50% charge long enough to allow  
 the ESP8266 to boot and drive the second gate input HIGH.  
 $4\mu 7 + 220k = \sim 716ms$