-
Notifications
You must be signed in to change notification settings - Fork 3
/
testbus.v
224 lines (202 loc) · 5.96 KB
/
testbus.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
////////////////////////////////////////////////////////////////////////////////
//
// Filename: testbus.v
//
// Project: Debouncer project, a learning project to learn the impact
// of bouncing on logic within your device.
//
// Purpose: This file composes a top level "demonstration" bus that can
// be used to prove that things work. Components contained within
// this demonstration include:
//
// 1. A debouncing logic core
//
// 2. A bounce measuring component, and
//
// 3. A scope designed to measure bouncing
//
//
//
// Creator: Dan Gisselquist, Ph.D.
// Gisselquist Technology, LLC
//
////////////////////////////////////////////////////////////////////////////////
//
// Copyright (C) 2017, Gisselquist Technology, LLC
//
// This program is free software (firmware): you can redistribute it and/or
// modify it under the terms of the GNU General Public License as published
// by the Free Software Foundation, either version 3 of the License, or (at
// your option) any later version.
//
// This program is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
// for more details.
//
// You should have received a copy of the GNU General Public License along
// with this program. (It's in the $(ROOT)/doc directory. Run make with no
// target there if the PDF file isn't present.) If not, see
// <http://www.gnu.org/licenses/> for a copy.
//
// License: GPL, v3, as defined and found on www.gnu.org,
// http://www.gnu.org/licenses/gpl.html
//
//
////////////////////////////////////////////////////////////////////////////////
//
//
`default_nettype none
//
//
`define UARTSETUP 25 // Must match testbus_tb, =4Mb w/ a 100MHz ck
//
module testbus(i_clk, i_uart, i_button, o_uart);
parameter NBTNS=4;
input wire i_clk;
input wire i_uart;
input wire [3:0] i_button;
output wire o_uart;
wire rx_stb;
wire [7:0] rx_data;
rxuartlite #(`UARTSETUP) rxtransport(i_clk,
i_uart, rx_stb, rx_data);
wire tx_stb, tx_busy;
wire [7:0] tx_data;
txuartlite #(`UARTSETUP) txtransport(i_clk,
tx_stb, tx_data, o_uart, tx_busy);
// Bus interface wires
wire wb_cyc, wb_stb, wb_we;
wire [29:0] wb_addr;
wire [31:0] wb_odata;
wire [3:0] wb_sel;
reg wb_ack;
wire wb_stall;
reg wb_err;
reg [31:0] wb_idata;
wire bus_interrupt;
hbbus genbus(i_clk,
// The receive transport wires
rx_stb, { 1'b0, rx_data[6:0] },
// The bus control output wires
wb_cyc, wb_stb, wb_we, wb_addr, wb_odata, wb_sel,
// The return bus wires
wb_ack, wb_stall, wb_err, wb_idata,
// An interrupt line
bus_interrupt,
// The return transport wires
tx_stb, tx_data, tx_busy);
//
// Define some wires for returning values to the bus from our various
// components
reg [31:0] smpl_data;
wire [31:0] scop_data;
wire smpl_stall, scop_stall;
wire scop_int;
reg smpl_interrupt;
wire scop_ack;
reg smpl_ack;
wire smpl_sel, scop_sel;
// Nothing should be assigned to the null page
assign smpl_sel = (wb_addr[29:4] == 26'h081);
assign scop_sel = (wb_addr[29:4] == 26'h082);
// The "null" device
//
// Replaced with looking for nothing being selected
wire none_sel;
assign none_sel = (!smpl_sel)&&(!scop_sel);
always @(posedge i_clk)
wb_err <= (wb_stb)&&(none_sel);
// A "Simple" example device
reg [31:0] smpl_register, power_counter;
wire [31:0] transitions, max_clock;
wire [(NBTNS-1):0] debounced;
reg [29:0] bus_err_address;
always @(posedge i_clk)
smpl_ack <= ((wb_stb)&&(smpl_sel));
assign smpl_stall = 1'b0;
initial smpl_interrupt = 1'b0;
always @(posedge i_clk)
if ((wb_stb)&&(smpl_sel)&&(wb_we))
begin
case(wb_addr[3:0])
4'h1: smpl_register <= wb_odata;
4'h4: smpl_interrupt <= wb_odata[0];
default: begin end
endcase
end
always @(posedge i_clk)
case(wb_addr[3:0])
4'h0: smpl_data <= 32'h20170622;
4'h1: smpl_data <= smpl_register;
4'h2: smpl_data <= { bus_err_address, 2'b00 };
4'h3: smpl_data <= power_counter;
4'h4: smpl_data <= { 31'h0, smpl_interrupt };
4'h6: smpl_data <= transitions;
4'h7: smpl_data <= max_clock;
4'h8: smpl_data <= { {(32-NBTNS){1'b0}}, debounced };
default: smpl_data <= 32'h00;
endcase
// Start our clocks since power up counter from zero
initial power_counter = 0;
always @(posedge i_clk)
// Count up from zero until the top bit is set
if (!power_counter[31])
power_counter <= power_counter + 1'b1;
else // Once the top bit is set, keep it set forever
power_counter[30:0] <= power_counter[30:0] + 1'b1;
initial bus_err_address = 0;
always @(posedge i_clk)
if (wb_err)
bus_err_address <= wb_addr;
//
// The debouncing device
//
wire [30:0] debounce_dbg;
debouncer #(NBTNS) thedebouncer(i_clk, i_button,
debounced, debounce_dbg);
wire unbounce_reset;
assign unbounce_reset = (wb_stb)&&(wb_we)&&(smpl_sel)
&&(wb_addr[3:1]==3'b011);
unbounced #(NBTNS) theunbouncer(i_clk,
unbounce_reset,
i_button, transitions, max_clock);
//
// A wishbone scope
//
wire scope_trigger;
assign scope_trigger = debounce_dbg[29];
wire [30:0] debug_data;
assign debug_data = debounce_dbg;
wbscopc #(5'd9) thescope(i_clk, 1'b1, scope_trigger, debug_data,
i_clk, wb_cyc, (wb_stb)&&(scop_sel), wb_we, wb_addr[0],wb_odata,
scop_ack, scop_stall, scop_data,
scop_int);
//
//
// Bus response composition
//
//
// Now, let's put those bus responses together
//
always @(posedge i_clk)
wb_ack <= (smpl_ack)||(scop_ack);
always @(posedge i_clk)
if (smpl_ack)
wb_idata <= smpl_data;
else if (scop_ack)
wb_idata <= scop_data;
else
wb_idata <= 32'h0;
assign wb_stall = ((smpl_sel)&&(smpl_stall))
||((scop_sel)&&(scop_stall));
assign bus_interrupt = (smpl_interrupt) | (scop_int);
// `ifdef VERILATOR
// Make Verilator happy
// verilator lint_off UNUSED
wire [(5+9-1):0] unused;
assign unused = { rx_data[7], wb_sel,
wb_odata[30:28], wb_odata[25:20] };
// verilator lint_on UNUSED
// `endif
endmodule