SimpleLogicGates

Verilog code to implement simple logic gate with 3 inputs. This was done on Quartus prime and ModelSim for Electrical Engineering class. The code displays 8 binary options and determines the output of it. 8 binary numbers -- 000 001 010 011 100 101 110 111