Skip to content

abdelazeem201/abdelazeem201

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

30 Commits
 
 
 
 
 
 

Repository files navigation

Hi I'm Ahmed Abdelazeem👋

From the river to the sea, Palestine will be free

I am an extremely motivated Physical Design Engineer with interests in the field of Digital IC Design and Computer Architecture. I am regularly trusted to deliver on the toughest designs because I enjoy finding new approaches and I do not give up!

Besides the cutting-edge technology and tools I work with every day, I believe the best thing is the people! I enjoy learning from experienced Engineers. My objective is simple, work with my team to deliver continued success, and to keep learning Physical Design!

My area of interest lies in ASIC design, Timing analysis(STA), Physical Design, and Logic Synthesis

- 🔭 I’m currently an ASIC Designer.

- 💬 Ask me about ASIC Design "Verilog, VHDL, STA, PnR"

- 💼 If you have questions, or you have a project I'm available to help and also I'm looking for a new opportunities, you can always contact me.

Abdelazeem's github stats | |

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published