

LogiCORE IP SelectIO Interface Wizard v3.2

DS746 June 22, 2011 Product Specification

Introduction

The LogiCORETM IP SelectIOTM Interface Wizard simplifies the integration of the SelectIO technology into the system design in the ZynqTM-7000, 7 series, Virtex[®]-6, Spartan[®]-6, and low power Virtex-6 and Spartan-6 devices. The Wizard creates an HDL file (Verilog or VHDL) that instantiates and configures I/O logic such as Input SERDES, Output SERDES and DELAY blocks configured to customer requirements. Additionally, it instantiates and configures the desired I/O clock primitive, connecting to the instantiated I/O logic.

Features

- Supports input, output or directional busses
- Creates clock circuitry required to drive I/O logic
- Supports up to a 16-bit wide data bus
- Supports optional data serialization for each FPGA family
- Supports optional data and/or clock delay insertion
- Supports single and double data rate data
- Templates include support for configuring the data buses of the following: Chip-to-Chip, Camera receiver, Camera transmitter, DVI receiver, DVI transmitter and SGMII
- Implements phase detector functionality for Spartan-6 FPGA designs
- Output can be pulled into PlanAhead™ design tool for further I/O attribute setting
- Provides synthesizable example design and demonstration test bench to help with integration

| | LogiCORE IP Facts Table | | | | | |
|-----------------------------------|--|------|---------------|---------------|------------|--|
| Core Specifics | | | | | | |
| Supported Device Family (1) | Zynq-7000, Artix-7, Virtex-7, Kintex-7 ⁽²⁾ , Virtex-6 ⁽³⁾ , Spartan-6 ⁽⁴⁾ | | | | | |
| Supported User Interfaces | | | | | None | |
| | Resources ⁽⁵⁾ Frequency | | | Frequency | | |
| | LUTs | FFs | DSP Slices | Block RAMs | Max. Freq. | |
| | 82 | 0-68 | N/A | N/A | N/A | |
| | Provided with Core | | | | | |
| Documentation | Product Specification Getting Started Guide | | | | | |
| Design Files | Verilog and VHDL | | | | | |
| Example Design | Verilog and VHDL | | | | | |
| Test Bench | VHDL, Verilog | | | | | |
| Constraints File | User Constraints File | | | | | |
| Simulation Model | None | | | | | |
| Tested Design Tools | | | | | | |
| Design Entry Tools | ISE 13.2 CORE Generator | | | | | |
| Simulation ⁽⁶⁾ | ISim Mentor Graphics ModelSim Cadence IES Synopsys VCS and VCS MX | | | | | |
| Synthesis Tools ⁽⁶⁾ | XST 13.2 Synopsys Synplify PRO | | | | | |
| Support | | | | | | |
| Provided by Xilinx, Inc. | | | | | | |
| | | | | | | |

- For a complete listing of supported devices, see the release notes for this Wizard.
- For more information on the Artix-7, Kintex-7 and Virtex-7 devices, see the 7 Series FPGAs Overview [Ref 4].
- For more information on the Virtex-6 devisees the Virtex-6 Family Overview [Ref 3]
- For more information on the Spartan-6 devices, see the Spartan-6 Family Overview [Ref 1]
- These are the maximum resources used when phase detector is implemented
- For the supported versions of the tools, see the ISE Design Suite 13: Release Notes Guide.

© Copyright 2009-2011 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.



Support

Xilinx provides technical support for this LogiCORE IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

Ordering Information

The SelectIO Interface Wizard LogiCORE IP core is provided free of charge under the terms of the Xilinx End User License Agreement. The core can be generated by the Xilinx[®] ISE CORE Generator™ software, which is a standard component of the Xilinx ISE Design Suite. This version of the core can be generated using the ISE CORE Generator system. For more information, please visit the Architecture Wizards web page.

Information about additional Xilinx LogiCORE modules is available at the Xilinx IP Center. For pricing and availability of other Xilinx LogiCORE modules and software, please contact your local Xilinx sales representative.

References

- 1. <u>DS160</u>: Spartan-6 Family Overview
- 2. <u>UG700</u>: LogiCORE IP SelectIO Interface Wizard Getting Started Guide
- 3. DS150: Virtex-6 Family Overview
- 4. DS180: 7 Series FPGAs Overview

Revision History

The following table shows the revision history for this document:

| Date | Version | Description of Revisions | |
|----------|---------|---|--|
| 09/16/09 | 1.1 | Initial Xilinx release. | |
| 12/02/09 | 1.2 | Added Spartan-6 -1L (Lower Power) device support. | |
| 04/19/10 | 1.3 | Updated Wizard and tools. Added Resources Used rows in the Facts table, "Support" and "Ordering Information." | |
| 07/23/10 | 1.4 | Revised LogiCORE IP Facts table's format and content. Added support for Virtex-6 devices. | |
| 03/01/11 | 2.0 | Updated for core v3.1 and Xilinx tools v13.1. | |
| 06/22/11 | 3.0 | Updated for core v3.2 and Xilinx tools v13.2. Added support for Zynq-7000, Artix-7, Virtex-7, and Kintex-7 devices. | |



Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.