#### **ARCOS Group**

uc3m Universidad Carlos III de Madrid

# Lesson 3 (III)

Fundamentals of assembler programming

Computer Structure


Bachelor in Computer Science and Engineering



#### Contents

- Basic concepts on assembly programming
- MIPS32 assembly language, memory model and data representation
- Instruction formats and addressing modes
- Procedure calls and stack convention

#### Review



lw SW 1b sb lbu

memory address Register,

- Number representing an address
- Symbolic label representing an address
- (register): represents the address stored in the register
- num(register): represents the address obtained by summing num with the address stored in the register
- label + num: represents the address obtained by adding label with num

# Instruction and pseudoinstruction in MIPS32

- ▶ An assembly instruction corresponds to a machine instruction
  - ▶ A machine instruction occupies 32 bits
  - Example: addi \$t1,\$t1,2
- A pseudo-assembler instruction corresponds to several machine instructions.
  - Example I:
    - ▶ The instruction: move reg2, reg1
    - lt is equivalent to: add reg2, \$zero, reg1
  - Example 2:
    - ▶ The instruction: 1i \$t1, 0x00800010
    - It does not fit in 32 bits, but it can be used as a pseudoinstruction.
    - It is equivalent to:

```
□ lui $t1, 0x0080
□ ori $t1, $t1, 0x0010
```

#### Information of an instruction

- ▶ The instruction size is adjusted to word (or multiples)
- Are divided in fields:
  - Operation to do
  - Operands
    - There can be implicit operands
- ▶ The instruction format: form of representation of an instruction composed of fields of binary numbers:
  - The field size limits the number of values to encode

#### Information of an instruction

- Very few formats:
  - ▶ Each instruction belongs to a format
- Example: instruction formats in MIPS

Type R arithmetic	op.	rs	rt	rd	shamt	func.
	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
Type I Immediate transfer	op.	rs	rt	offset		
	6 bits	5 bits	5 bits		16 bits	
Type J branches	op.			offset		
	6 bits				26 bits	

#### Instruction fields

#### Each field encodes:

- Operation (Operation code)
  - Instruction and format used

Op.ALU	reg.	reg.	reg.
0101 sumar	0011	1000	1010
Tomat	r1	r2	r3

- Operands
  - Location of operands
  - Location for results
  - Location of next instruction (in branches)
    - □ Implicit : PC ← PC + '4' (next instruction)
    - $\square$  Explicit: j 0x01004 (PC modified)

### Locations of operands

- In the instruction
- In registers (processor)
- Main memory
- Input/output modules

### Addressing modes

- Procedure that allows to localize the operands
- Types:
  - Implicit
     Inmediate
     Direct
     to register
     To memory
     Indirect
     to register
     To memory
     To index register
     base register
     to PC
     to stack

# Implicit addressing

- ▶ The operand is not encoded in the instruction.
- ▶ Example : beqz \$a0 label l
  - If \$a0 is zero, branch to label
  - > \$a0 is an operand, \$zero is the other one

op	rs	16 bits

- ▶ G/B
  - Good: It is fast because no extra memory access is required.
  - Good: Instructions shorter
  - Bad: limited options

# Immediate addressing


- Operand is in the instruction.
- Example (MIPS):
  - ▶ li \$a0 25
  - addi \$t | \$t2 50

op	rs	16 bits	

- ► G/B
  - Good: It is fast because no extra memory access is required
  - Bad: not always fits in a word
    - ▶ li \$t1, 0x00800010
    - Need more than 32 bits, but equivalent to:
      - □ lui \$t1, 0x0080
      - □ ori \$t1, \$t1, 0x0010

# Register addressing


- Operand is in a register.
- ► Example (MIPS): move \$a0 \$a1
  - ▶ \$a0 and \$a1 are encoded in the instruction



- ▶ G/B:
  - Bad: limited number of registers
  - Good: Small address field
  - Good: Faster access (no extra memory access required)

### Direct addressing


- Operand in memory. The instruction encodes the address
- Example (MIPS): |w \$t|, 0xFFF0
  - Load in \$t1 the word stored in address 0xFFF0



- ▶ G/B:
  - Bad: memory access time is larger than register access time
  - Bad: large fields=> large instructions
  - Good: capacity is bigger than register file

### Register indirect addressing

The instruction has the register where the address is stored



- ▶ G/B:
  - Good: Small fields
  - Good: MIPS can allow in a register an address for addressing the entire memory (registers have 32 bits)
  - Bad: extra memory access (slow execution)

### Indirect addressing

 The instruction has the address where the operand address is stored (not available in MIPS)



Load in RI the item stored in the address stored in ADDR



- G/B:
  - Bad: several memory accesses are required
  - Bad: slower instructions
  - ▶ Good: large address space, addressing can be multilevel (e.g.: [[[.RI]]])

Memory


operand

Address 2

### Base-register addressing

Example: 1w \$a0 12(\$t1)


- □ Load in \$a0 the word stored in address: \$t1 + 12
- □ \$t1 represents the base address



# Index-register addressing

Example: 1w \$a0 address(\$t1)

- ☐ Load in \$a0 the word stored in address: \$tI + address
- □ \$t1 represents an index (offset from address)



### Used in arrays

```
int vec[5];
...
main ()
{
    v[4] = 8;
```

```
.data
    .align 2 #next item align to 4
   vec: .space 20 #5 elem.*4 bytes
.text
         .globl main
main: la $t1 vec
        li $t2 8
        sw $t2 16($t1)
```

### Used in arrays


```
int vec[5];
main ()
  v[3] = 8;
 v[4] = 8;
```

```
.data
    .align 2 # next item align to 4
   vec: .space 20 #5 elem.*4 bytes
.text
        .globl main
main: li $t1 12
         li $t2 8
         sw $t2 vec($t1)
         addi $t1 $t1 4
         sw $t2 vec($t1)
```

# PC-relative addressing

Example: beqz \$t1 label

- $\Box$  If \$t I == 0, then PC => PC = PC + label
- ☐ Label represents a displacement



#### Program counter in MIPS 32

- Registers of 32 bits
- Program counter of 32 bits
- Instructions of 32 bits (one word)
- Program counter stores instruction address
- Next instruction is 4 bytes beyond
- Program counter is updated:
  - ▶ PC = PC + 4

address:	Instructi	on:
0x00400000	or	\$2,\$0,\$0
0x00400004	slt	\$8,\$0,\$5
0x00400008	beq	\$8,\$0,3
0x0040000c	add	\$2,\$2,\$4
0x00400010	addi	\$5,\$5,-1
0x00400014	j	0x100001

#### PC-relative addressing in MIPS

▶ Instruction beq \$9,\$0, label is encoded as:



- Label must be encoded in an "immediate" field
- ▶ When \$t0 == \$1, what is the value for end label?

```
loop: beq $t0,$1, end
add $t8,$t4,$t4
addi $t0,$0,-1
j bucle
end:
```

#### PC-relative addressing in MIPS

#### When the condition in satisfied

#### ▶ Then:

```
bucle: beq $t0,$1, end
add $t8,$t4,$4t4
addi $t0,$0,-1
j bucle
end:
```

- $\blacktriangleright$  end == 3
  - When an instruction is executed, PC stores the addresss of next instruction in memory

end represents the address where the instruction move is stored

```
li
             $t0 8
        li
             $t1 4
        li
             $t2 1
        li $t4 0
while:
        bge $t4 $t1 end
        mul $t2 $t2 $t0
        addi $t4 $t4 1
        b while
        move $t2 $t4
end:
```

	li	\$t0 8
	li	\$t1 4
	li	\$t2 1
	li	\$t4 0
while:	bge	\$t4 \$t1 end
	mul	\$t2 \$t2 \$t0
	addi	\$t4 \$t4 1
	b	while
end:	move	\$t2 \$t4

Address	Content			
0x0000100	li s	\$t0	8	
0x0000104	li	\$t1	4	
0x0000108	li	\$t2	1	
0x000010C	li	\$t4	0	
0x0000110	bge	\$t4	\$t1	end
0x0000114	mul	\$t2	\$t2	\$t0
0x0000118	addi	\$t4	\$t4	1
0x000011C	b	whil	Le	
0x0000120	move	\$t2	\$t4	1

	li	\$t0 8
	li	\$t1 4
	li	\$t2 1
	li	\$t4 0
while:	bge	\$t4 \$t1 end
	mul	\$t2 \$t2 \$t0
	addi	\$t4 \$t4 1
	b	while
end:	move	<b>\$t2</b> \$t4

end represents a displacement relative to current PC => 3

$$PC = PC + 3 * 4$$

while represents a displacement relative to current PC =>-4

$$PC = PC + (-4)*4$$

Address		Conte	nt	
0x0000100	li	\$t0	8	
0x0000104	li	\$t1	4	
0x0000108	li	\$t2	1	
0x000010C	li	\$t4	0	
0x0000110	bge	\$t4	\$t1	end
0x0000114	mul	\$t2	\$t2	\$t0
0x0000118	addi	\$t4	\$t4	1
0x000011C	b	whil	Le	
0x0000120	move	\$t2	\$t4	1

	li	\$t0 8
	li	\$t1 4
	li	\$t2 1
	li	\$t4 0
while:	bge	\$t4 \$t1 end
	mul	\$t2 \$t2 \$t0
	addi	\$t4 \$t4 1
	b	while
end:	move	<b>\$t2 \$t4</b>

end represents a displacement relative to current PC => 3

$$PC = PC + 3 * 4$$

while represents a displacement relative

to current PC = > -4

$$PC = PC + (-4)*4$$

Address		Co
0x0000100	li	\$t
0x0000104	li	\$
0x0000108	7 :	

0x000010C

0x0000110

0x0000114

0x0000118

0x000011C

0x0000120

#### ontent

li	\$t0	8	
li	\$t1	4	
li	\$t2	1	
li	\$t4	0	
bge	\$t4	\$t1	3
mul	\$t2	\$t2	\$t0
addi	. \$t4	\$t4	1
b	-4		

move \$t2 \$t4

# Differences between b and j instructions

#### Instruction j address



Branch address => PC = address

#### Instruction b displacement

op.			displacement		
6 bits	5 bits	5 bits	I 6 bits		


Branch address => PC = PC + displacement

# Stack addressing

**PUSH Reg** Push the content of a register (item) \$sp item \$sp top top

Stack grows to lower memory addresses

#### Stack addressing



Stack grows to lower memory addresses

# Stack addressing

- MIPS does not have PUSH or POP instructions
- ▶ The stack pointer (\$sp) is visible
  - We assume that stack pointer points to the last element in the stack

#### PUSH \$t0

#### POP \$t0

# Examples of addressing types

- ▶ la \$t0 label immediate
  - The second operand is an address
  - But this address is not accessed, the address is the operand
- Iw \$t0 label
  direct
  - The second operand is an address
  - A memory access is required to obtain the final operand
- bne \$t0 \$t1 label
  PC-relative
  - Last operand represents a displacement
  - Label is encoded as a number that represents a displacement relative to PC

### Addressing modes in MIPS

Immediate value

Register \$r

Direct dir

Register indirect (\$r)

Register relative displacement(\$r)

PC-relative beq label

Stack-relative displacement(\$sp)

#### Instruction format

- A machine instruction includes:
  - Operation code
  - Operand addresses
  - Result address
  - Address of the next instruction
  - How the operands are represented
- A machine instruction is divided in fields
- Example in MIPS:

op.	rs	rt	rd	shamt	func.	
-----	----	----	----	-------	-------	--

#### Instruction format

- The size of an instruction is usually one word, but there can be instructions of several words
  - In MIPS the size of all instructions is one word (32 bits)
- Operation code:
  - With n bits we can encode 2<sup>n</sup> instructions
  - We can use extensions fields to encode more instructions
  - Example: in MIPS, arithmetic instructions have the operation code 0. The operation is encode in func. field



#### Instruction format


- The format specifies the meaning of each field in the instruction
- Format length: number of bits used to encode the instruction
- The instruction is divided in fields
- Very few formats
  - In order to simplify the control unit design.
- Usually:
  - Fields of the same type have the same length.
  - Operation code is the first field

# Format length

#### Alternatives:


- Unique length: All instructions with the same size
  - MIPS32: 32 bits
  - PowerPC: 32 bits
- Variable: Different instructions can have different sizes
  - ▶ How to know the length of an instruction?  $\rightarrow$  Op. code
  - ▶ IA32 (Intel processors): variable number of bytes

# Example: MIPS instruction formats



# Example of MIPS formats


- MIPS Instruction:
  - □ add \$8,\$9,\$10
  - □ Format:



Decimal representation:



Binary representation



# Example of MIPS formats

MIPS Instruction:

- □ addi \$21,\$22,-50
- ☐ Format:

6 5 5 16
CO rs rt immediate

Decimal representation:



Binary representation

001000 10110 10101 1111111111001110

# How to use the addi instruction with 32 bits values?

- What happens when this instruction is used in a program?
  - ▶ addi \$t0,\$t0, 0xABABCDCD
  - The immediate value has 32 bits. This instruction cannot be encoded in one word (32 bits)

# How to use the addi instruction with 32 bits values?

- What happens when this instruction is used in a program?
  - ▶ addi \$t0,\$t0, 0xABABCDCD
  - The immediate value has 32 bits. This instruction cannot be encoded in one word (32 bits)

#### Solution:

▶ This instruction is translated to:

```
lui $at, 0xABAB
ori $at, $at, 0xCDCD
add $t0, $t0, $at
```

▶ The \$at is reserved to the assembler

# Questions

How does the unit control know the format of an instruction?

- How does the unit control know the number of operands of an instruction?
- How does the unit control know the format of each operand?

# Operation code

#### Fixed size:

- ▶ n bits  $\rightarrow$  2<sup>n</sup> operation codes
- ▶ m operation codes  $\rightarrow$  log<sub>2</sub>m bits.

#### Extension fields

- MIPS (arithmetic-logic instructions)
- Op = 0; The instruction is encoded in func



#### Variable sizes:

More frequent instructions= shorter sizes

# Example

- A 16-bit computer has an instruction set of 60 instructions and a register bank with 8 registers.
- ▶ Define the format of this instruction: ADDx RI R2 R3, where RI, R2 and R3 are registers.

word-> 16 bits
60 instructions
8 registers (in RB)
ADDx RI(reg.), R2(reg.), R3(reg.)

Word of 16 bits

I 6 bits


word-> 16 bits
60 instructions
8 registers (in RB)
ADDx RI(reg.), R2(reg.), R3(reg.)

To encode 60 instructions, 6 bits are required for the operation code




word-> 16 bits 60 instructions 8 registers (in RB) ADDx RI(reg.), R2(reg.), R3(reg.)

▶ To encode 8 registers, 3 bits are required



word-> 16 bits
60 instructions
8 registers (in RB)
ADDx R1(reg.), R2(reg.), R3(reg.)

Spare one bit (16-6-3-3-3 = 1)



## Instruction sets

▶ There are different ways for the classification of the instructions sets.

- For example:
  - By complexity of the instruction set
    - CISC vs RISC
  - By available execution modes

### CISC-RISC

- CISC: Complex Instruction Set Architecture (<a href="http://es.wikipedia.org/wiki/RISC">http://es.wikipedia.org/wiki/RISC</a>)
  - Many instructions
  - Complex instructions
  - Irregular design
- ▶ RISC: Reduced Instruction Set Code (<a href="http://es.wikipedia.org/wiki/CISC">http://es.wikipedia.org/wiki/CISC</a>)
  - Simple instructions
  - Very few instructions
  - Instructions with fixed size
  - Many registers
  - Most of instructions use registers
  - Parameters are passed using registers
  - Pipelined architectures

## Execution modes

- The execution modes indicates the number of operands and the type of operands that can be specified in an instruction.
  - ▶ 0 addresses → Stack.
    - □ PUSH 5; PUSH 7; ADD
  - ► I address → Accumulator register.
    - □ ADD RI -> AC <- AC + RI
  - ▶ 2 addresses → Registers, Register-memory, Memory-memory.
    - $\square$  ADD .R0, .RI (R0 <- R0 + RI)
  - ▶ 3 addresses → Registers, Register-memory, memory-memory.
    - □ ADD .R0, .R1, .R2

## Exercise

A 16-bit computer, with byte memory addressing has 60 machine instructions and a register bank with 8 registers. What is the format for the instruction ADDV RI, R2, M, where RI y R2 are registers and M represents a memory address?

## Exercise

- A 32-bit computer with byte memory addressing has 64 machine instructions and 128 registers. Consider the instruction SWAPM addr1, addr2, that swaps the content of two memory addresses addr1 and addr2.
  - What is the memory address space of this computer?
  - Define the format for this instruction.
  - Write a program fragment in MIPS32 equivalent to the above instruction
  - If the instruction has to be encoded in one word, what is the addresses range assuming that memory addresses are represented in binary?