Block or report user

Report or block adelfi172

Hide content and notifications from this user.

Contact Support about this user’s behavior.

Report abuse
Pro

Popular repositories

  1. Verilog16bits_processor

    Verilog 16bits processor based on BIP project

  2. grlib

    Forked from philippefaes/grlib

    VHDL

  3. 10M02SCE144C8G

    PROJETO DE DESENVOLVIMENTO DE UMA PLATAFORMA EM FPGA

    KiCad Layout 2

0 contributions in the last year

Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mon Wed Fri

Contribution activity

January - February 2019

adelfi172 has no activity yet for this period.

Seeing something unexpected? Take a look at the GitHub profile guide.