Skip to content
View adelfi172's full-sized avatar

Block or report adelfi172

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
adelfi172/README.md

WORKING ON THIS PAGE -- SORRY

  • 🔭 I’m currently working on UFSC UNI.
  • 🌱 I’m currently learning DSP
  • 👯 I’m looking to collaborate on science
  • 🤔 I’m looking for help with Society
  • 💬 Ask me about HDL, Verilog, SystemVerilog and Microcontrollers
  • 📫 How to reach me: @rgopereira (Insta) | pereira.rodrigo@ufsc.br
  • ⚡ Fun fact: I'm also a gardener

· English · עִברִית · Deutsch


Rgo-c Rgo-ce Rgo-cpp Rgo-gcc Rgo-unix Rgo-vim

https://picasion.com/

Popular repositories Loading

  1. grlib grlib Public

    Forked from philippefaes/grlib

    VHDL

  2. PIC PIC Public

    MPLAB 8.92 and MPLAB 8.8

  3. EMBARCADOS_DESAFIO_2023 EMBARCADOS_DESAFIO_2023 Public

    REPOSITÓRIO DO PROJETO - Estudo de um veículo autônomo aplicado a cultura do Tabaco em Santa Catarina

    Python

  4. adelfi172 adelfi172 Public

    JavaScript

  5. Registers---Verilog Registers---Verilog Public

    Verilog