



C10LP51002 | 2018.05.07 Latest document on the web: PDF | HTML



Contents

el® Cyclone® 10 LP Device Datasheet	
Operating Conditions	
Absolute Maximum Ratings	
Maximum Allowed Overshoot or Undershoot Voltage	
Recommended Operating Conditions	
ESD Performance	
DC Characteristics	
I/O Standard Specifications	
Power Consumption	20
Switching Characteristics	
Core Performance Specifications	
Periphery Performance	
Configuration Specifications	
JTAG Timing Parameters	
Active Configuration Mode Specifications	
AS Configuration Timing	
Passive Configuration Mode Specifications	
PS Configuration Timing	3
FPP Configuration Timing	
I/O Timing	
Glossary	4(
Document Revision History for Intel Cyclone 10 LP Device Datasheet	



This document describes the electrical and switching characteristics for Intel[®] Cyclone[®] 10 LP devices as well as I/O timing, including programmable I/O element (IOE) delay and programmable output buffer delay.

Operating Conditions

When Intel Cyclone 10 LP devices are implemented in a system, they are rated according to a set of defined parameters.

To maintain the highest possible performance and reliability of Intel Cyclone 10 LP devices, you must consider the operating requirements described in this document. Intel Cyclone 10 LP devices are offered in commercial, industrial, extended industrial and, automotive grades as follows:

- -6 (fastest) and -8 speed grades for commercial devices
- -7 and -8 speed grades for industrial devices
- -7 speed grade for automotive devices

Intel Cyclone 10 LP devices are offered in the following core voltages:

- Lower core voltage option (1.0 V)—"Z": For -I8 speed grade
- Standard core voltage option (1.2 V)—"Y": For -C6, -C8, -I7, and -A7 speed grades

A prefix associated with the operating temperature range is attached to the speed grades:

- Commercial with a "C" prefix: -C6, -C8
- Industrial with an "I" prefix: -I7, -I8
- Automotive with an "A" prefix: -A7

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Related Information

Intel Cyclone 10 LP Available Options, Intel Cyclone 10 LP Device Overview

Provides more information about the supported speed grades for Intel Cyclone 10 LP devices.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Intel Cyclone 10 LP devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions.

Caution:

Conditions beyond those listed in the following table cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time have adverse effects on the device.

Table 1. Absolute Maximum Ratings for Intel Cyclone 10 LP Devices

Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply.

Symbol	Parameter	Min	Max	Unit
V _{CCINT}	Core voltage	-0.5	1.8	V
V _{CCA}	Phase-locked loop (PLL) analog power supply	-0.5	3.75	V
V _{CCD_PLL}	PLL digital power supply	-0.5	1.8	V
V _{CCIO}	I/O banks power supply	-0.5	3.75	V
VI	DC input voltage	-0.5	4.2	V
I _{OUT}	DC output current, per pin	-25	40	mA
T _{STG}	Storage temperature	-65	150	°C
T ₃	Operating junction temperature	-40	125	°C

Maximum Allowed Overshoot or Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in the following table and undershoot to -2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns. The following table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device.



Note:

A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 65% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 65/10ths of a year.


Table 2. Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame for Intel Cyclone 10 LP Devices

Symbol	Parameter	Condition (V)	Overshoot Duration as % of High Time	Unit
Vi	AC Input Voltage	V _I = 4.20	100	%
		V _I = 4.25	98	%
		V _I = 4.30	65	%
		V _I = 4.35	43	%
		V _I = 4.40	29	%
		V _I = 4.45	20	%
		V _I = 4.50	13	%
		V _I = 4.55	9	%
		V _I = 4.60	6	%

In the following figure, the overshoot voltage is shown in red and is present on the input pin of the Intel Cyclone 10 LP device at over 4.3 V but below 4.4 V. For example, for an overshoot of 4.3 V, the percentage of high time for the overshoot can be as high as 65% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) \times 100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.



Figure 1. Intel Cyclone 10 LP Devices Overshoot Duration



Recommended Operating Conditions

This section describes the functional operation limits for AC and DC parameters for Intel Cyclone 10 LP devices.

Table 3. Recommended Operating Conditions for Intel Cyclone 10 LP Devices

This table lists the steady-state voltage and current values expected from Intel Cyclone 10 LP devices. All supplies must be strictly monotonic without plateaus.

 $V_{\rm CCIO}$ for all I/O banks must be powered up during device operation. All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.

Symbol	Parameter	Condition	Min	Тур	Max	Unit			
V _{CCINT} (1)	Supply voltage for internal logic	1.2-V operation	1.15	1.2	1.25	V			
		1.0-V operation	0.97	1.0	1.03	V			
V _{CCIO} (1)(2)	Supply voltage for output buffers	3.3-V operation	3.135	3.3	3.465	V			
	continued								

 $^{^{(1)}}$ V_{CC} must rise monotonically.

 $^{^{(2)}}$ V_{CCIO} powers all input buffers.

C10LP51002 | 2018.05.07



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		3.0-V operation	2.85	3	3.15	V
		2.5-V operation	2.375	2.5	2.625	V
		1.8-V operation	1.71	1.8	1.89	V
		1.5-V operation	1.425	1.5	1.575	V
		1.2-V operation	1.14	1.2	1.26	V
V _{CCA} ⁽¹⁾	Supply (analog) voltage for PLL regulator	_	2.375	2.5	2.625	V
V _{CCD_PLL} (1)	Supply (digital) voltage for PLL	1.2-V operation	1.15	1.2	1.25	V
		1.0-V operation	0.97	1.0	1.03	V
V _I	Input voltage	_	-0.5	_	3.6	V
Vo	Output voltage	_	0	_	V _{CCIO}	V
T _J	Operating junction temperature	For commercial use	0	_	85	°C
		For industrial use	-40	_	100	°C
		For extended temperature	-40	_	125	°C
		For automotive use	-40	_	125	°C
t _{RAMP}	Power supply ramp time	Standard power-on reset (POR) (3)	50 μs	_	50 ms	_
		Fast POR ⁽⁴⁾	50 μs	_	3 ms	_
I _{Diode}	Magnitude of DC current across PCI*-clamp diode when enable	-	_	_	10	mA

ESD Performance

The electrostatic discharge (ESD) voltages use the human body model (HBM) and charged device model (CDM) for Intel Cyclone 10 LP devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os.

⁽³⁾ The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating range within 50 ms.

⁽⁴⁾ The POR time for fast POR ranges between 3 and 9 ms. Each individual power supply must reach the recommended operating range within 3 ms.



Table 4. ESD for Intel Cyclone 10 LP Devices GPIOs and HSSI I/Os

Symbol	Symbol Parameter		Unit
V _{ESDHBM} ESD voltage using the HBM (GPIOs)		± 2000	V
V _{ESDCDM}	ESD using the CDM (GPIOs)	± 500	V

DC Characteristics

Supply Current

The device supply current requirement is the minimum current drawn from the power supply pins that can be used as a reference for power size planning. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary greatly with the resources used.

Table 5. I/O Pin Leakage Current for Intel Cyclone 10 LP Devices

This value is specified for normal device operation. The value varies during device power-up. This applies for all V_{CCIO} settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).

The 10 μA I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be observed when the diode is on.

Symbol	Parameter	Condition	Min	Max	Unit
$I_{\rm I}$	Input pin leakage current	$V_{\rm I} = 0 \text{ V to } V_{\rm CCIOMAX}$	-10	10	μΑ
I _{OZ}	Tristated I/O pin leakage current	V _O = 0 V to V _{CCIOMAX}	-10	10	μΑ

Bus Hold

The bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.



Table 6. Bus Hold Parameter for Intel Cyclone 10 LP Devices

Bus hold trip points are based on the calculated input voltages from the JEDEC standard.

Parameter	Condition	V _{CCIO} (V)												
		1	.2	1.	.5	1.	8	2.	.5	3.	.0	3.3		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus hold low, sustaining current	$V_{IN} > V_{IL}$ (maximum)	8	_	12	_	30	_	50	_	70	_	70	_	μA
Bus hold high, sustaining current	V _{IN} < V _{IL} (minimum)	-8	_	-12	_	-30	_	-50	_	-70	_	-70	_	μA
Bus hold low, overdrive current	0 V < V _{IN} < V _{CCIO}	_	125	_	175	_	200	_	300	_	500	_	500	μΑ
Bus hold high, overdrive current	0 V < V _{IN} < V _{CCIO}	-	-125	_	-175	_	-200	_	-300	_	-500	_	-500	μA
Bus hold trip point	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

OCT Specifications

Table 7. Series OCT Without Calibration across Process, Temperature, and Voltage (PVT) Specifications for Intel Cyclone 10 LP Devices

Description	V _{CCIO} (V)	Resistance	e Tolerance	Unit
		Commercial Maximum	Industrial, Extended industrial, and Automotive Maximum	
Series OCT without calibration	3.0	±30	±40	%
	2.5	±30	±40	%
	1.8	±40	±50	%
	1.5	±50	±50	%
	1.2	±50	±50	%



Table 8. Series OCT with Calibration at Device Power-Up Specifications for Intel Cyclone 10 LP Devices

OCT calibration is automatically performed at device power-up for OCT-enabled I/Os.

Description	V _{CCIO} (V)	Calibratio	Unit	
		Commercial Maximum	Industrial, Extended industrial, and Automotive Maximum	
Series OCT with calibration at device power-up	3.0	±10	±10	%
	2.5	±10	±10	%
	1.8	±10	±10	%
	1.5	±10	±10	%
	1.2	±10	±10	%

Table 9. OCT Variation with Voltage and Temperature after Calibration at Device Power-Up for Intel Cyclone 10 LP Devices

Use this table to determine the final OCT resistance considering the variations after calibration at device power-up.

Nominal Voltage	dR/dT (%/°C)	dR/dV (%/mV)
3.0	0.262	-0.026
2.5	0.234	-0.039
1.8	0.219	-0.086
1.5	0.199	-0.136
1.2	0.161	-0.288

Final OCT Resistance Equation

$$\Delta R_V = (V_2 - V_1) \times 1000 \times dR/dV$$
 (5) (6) (7) (8)

 $^{^{(5)}}$ ΔR_V is a variation of resistance with voltage.

 $^{^{(6)}}$ V₂ is final voltage.

 $^{^{(7)}}$ V₁ is the initial voltage.



$$\begin{split} \Delta R_T &= (T_2 - T_1) \times dR/dT^{(9)~(10)~(11)~(12)} \\ \text{For } \Delta R_X &< 0; \ \text{MF}_X = 1/\left(|\Delta R_X|/100 + 1\right)^{(13)~(14)} \\ \text{For } \Delta R_X &> 0; \ \text{MF}_X = \Delta R_X/100 + 1^{(13)~(14)} \\ \text{MF} &= \text{MF}_V \times \text{MF}_T^{~(14)} \\ R_{final} &= R_{initial} \times \text{MF}^{~(14)~(15)~(16)} \end{split}$$

Impedance Change Example

Calculate the change of $50-\Omega$ I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V as follows:

$$\Delta R_V = (3.15 - 3) \times 1000 \times -0.026 = -3.83$$

$$\Delta R_T = (85 - 25) \times 0.262 = 15.72$$

Because ΔR_V is negative,

$$MF_V = 1 / (3.83/100 + 1) = 0.963$$

Because ΔR_T is positive,

- (14) MF is multiplication factor.
- (15) R_{final} is final resistance.
- (16) R_{initial} is initial resistance.

⁽⁸⁾ dR/dV is the change percentage of resistance with voltage after calibration at device power-up.

 $^{^{(9)}}$ ΔR_T is a variation of resistance with temperature.

⁽¹⁰⁾ T₂ is the final temperature.

⁽¹¹⁾ T_1 is the initial temperature.

⁽¹²⁾ dR/dT is the change percentage of resistance with temperature after calibration at device power-up.

 $^{^{(13)}}$ Subscript $_{x}$ refers to both $_{V}$ and $_{T}$.



$$MF_T = 15.72/100 + 1 = 1.157$$

 $MF = 0.963 \times 1.157 = 1.114$
 $R_{final} = 50 \times 1.114 = 55.71 Ω$

Pin Capacitance

Pin Capacitance for Intel Cyclone 10 LP Devices Table 10.

Symbol	Parameter	Typical – Quad Flat Pack (QFP)	Typical – Ball-Grid Array (BGA) (17)	Unit
C _{IOTB}	Input capacitance on top and bottom I/O pins	7	6	pF
C _{IOLR}	Input capacitance on right I/O pins	7	5	pF
C _{LVDSLR}	Input capacitance on right I/O pins with dedicated LVDS output	8	7	pF
C _{VREFLR} (18)	Input capacitance on right dual-purpose \mathtt{VREF} pin when used as V_{REF} or user I/O pin	21	21	pF
C _{VREFTB} (18)	Input capacitance on top and bottom dual-purpose $\ensuremath{\mathtt{VREF}}$ pin when used as V_{REF} or user I/O pin	23 (19)	23	pF
ССІКТВ	Input capacitance on top and bottom dedicated clock input pins	7	6	pF
C _{CLKLR}	Input capacitance on right dedicated clock input pins	6	5	pF

⁽¹⁷⁾ The pin capacitance applies to FBGA, UBGA, and MBGA packages.

When you use the VREF pin as a regular input or output, you can expect a reduced performance of toggle rate and t_{CO} because of higher pin capacitance.

⁽¹⁹⁾ C_{VREFTB} for the 10CL025 device is 30 pF.



Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 11. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone 10 Devices

All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK pin.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
R_ _{PU}	Value of the I/O pin pull-up resistor before and during	$V_{CCIO} = 3.3 \text{ V} \pm 5\% (20) (21)$	7	25	41	kΩ
	configuration, as well as user mode if you enable the programmable pull-up resistor option	$V_{CCIO} = 3.0 \text{ V} \pm 5\% (20) (21)$	7	28	47	kΩ
		$V_{CCIO} = 2.5 \text{ V} \pm 5\% (20) (21)$	8	35	61	kΩ
		$V_{CCIO} = 1.8 \text{ V} \pm 5\% (20) (21)$	10	57	108	kΩ
		$V_{CCIO} = 1.5 \text{ V} \pm 5\% (20) (21)$	13	82	163	kΩ
		$V_{CCIO} = 1.2 \text{ V} \pm 5\% (20) (21)$	19	143	351	kΩ
R_PD	Value of the I/O pin pull-down resistor before and during	$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (22)	6	19	30	kΩ
	configuration	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (22)	6	22	36	kΩ
		$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (22)	6	25	43	kΩ
		$V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (22)	7	35	71	kΩ
		$V_{CCIO} = 1.5 V \pm 5\%$ (22)	8	50	112	kΩ

(21) $R_{PU} = (V_{CCIO} - V_I)/I_{R_{PU}}$

Minimum condition: -40°C; $V_{CCIO} = V_{CC} + 5\%$, $V_{I} = V_{CC} + 5\% - 50$ mV;

Typical condition: 25°C; $V_{CCIO} = V_{CC}$, $V_{I} = 0$ V; Maximum condition: 100°C; $V_{CCIO} = V_{CC} - 5\%$, $V_{I} = 0$ V; in which V_{I} refers to the input voltage at the I/O pin.

(22) $R_{PD} = V_I/I_{RPD}$

Minimum condition: -40°C; $V_{CCIO} = V_{CC} + 5\%$, $V_{I} = 50$ mV;

Typical condition: 25°C; $V_{CCIO} = V_{CC}$, $V_I = V_{CC} - 5\%$; Maximum condition: 100°C; $V_{CCIO} = V_{CC} - 5\%$, $V_I = V_{CC} - 5\%$; in which V_I refers to the input voltage at the I/O pin.

⁽²⁰⁾ Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .



Hot-Socketing

Table 12. Hot-Socketing Specifications for Intel Cyclone 10 LP Devices

During hot-socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

Symbol	Parameter	Maximum
I _{IOPIN(DC)}	DC current per I/O pin	300 μΑ
I _{IOPIN(AC)}	AC current per I/O pin	8 mA ⁽²³⁾
I _{XCVRTX(DC)}	DC current per transceiver TX pin	100 mA
I _{XCVRRX(DC)}	DC current per transceiver RX pin	50 mA

Schmitt Trigger Input

Intel Cyclone 10 LP devices support Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rate.

Table 13. Hysteresis Specifications for Schmitt Trigger Input for Supported V_{CCIO} Range in Intel Cyclone 10 LP Devices

Symbol	Parameter	Condition (V)	Minimum	Unit
V _{SCHMITT}	Hysteresis for Schmitt trigger input	V _{CCIO} = 3.3	200	mV
		V _{CCIO} = 2.5	200	mV
		V _{CCIO} = 1.8	140	mV
		V _{CCIO} = 1.5	110	mV

I/O Standard Specifications

Tables in this section list the input voltage sensitivities (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Intel Cyclone 10 LP devices.

⁽²³⁾ The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.



Single-Ended I/O Standard Specifications

Table 14. Single-Ended I/O Standard Specifications for Intel Cyclone 10 LP Devices

AC load, $C_L = 10 pF$

I/O Standard		V _{CCIO} (V)		V	/ _{IL} (V)	V _{IH}	(V)	V _{OL} (V)	V _{OH} (V)	I _{OL}	I _{OH}
	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA) (24)	(mA) (24)
3.3-V LVTTL	3.135	3.3	3.465	_	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS	3.135	3.3	3.465	_	0.8	1.7	3.6	0.2	V _{CCIO} - 0.2	2	-2
3.0-V LVTTL	2.85	3.0	3.15	-0.3	0.8	1.7	V _{CCIO} + 0.3	0.45	2.4	4	-4
3.0-V LVCMOS	2.85	3.0	3.15	-0.3	0.8	1.7	V _{CCIO} + 0.3	0.2	V _{CCIO} - 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	V _{CCIO} + 0.3	0.4	2.0	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	2.25	0.45	V _{CCIO} - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 x V _{CCIO}	0.65 x V _{CCIO}	V _{CCIO} + 0.3	0.25 x V _{CCIO}	0.75 x V _{CCIO}	2	-2
3.0-V PCI	2.85	3.0	3.15	_	0.3 × V _{CCIO}	0.5 × V _{CCIO}	V _{CCIO} + 0.3	0.1 × V _{CCIO}	0.9 × V _{CCIO}	1.5	-0.5
3.0-V PCI-X	2.85	3.0	3.15	_	0.35 × V _{CCIO}	0.5 × V _{CCIO}	V _{CCIO} + 0.3	0.1 × V _{CCIO}	0.9 × V _{CCIO}	1.5	-0.5

Related Information

AN 447: Interfacing Intel Devices with 3.3/3.0/2.5 V LVTTL/LVCMOS I/O Systems

Provides more information about interfacing Intel Cyclone 10 LP devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards.

To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the **3.3-V LVTTL** specification (4 mA), set the current strength settings to 4 mA or higher. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the handbook.



Single-Ended SSTL and HSTL I/O Reference Voltage Specifications

Table 15. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Intel Cyclone 10 LP Devices

I/O Standard		V _{CCIO} (V)			V _{REF} (V)			V _{TT} (V) ⁽²⁵⁾	
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79
HSTL-12 Class I, II	1.14	1.2	1.26	0.48 × V _{CCIO}	0.5 × V _{CCIO} (26)	0.52 × V _{CCIO} ⁽²⁶⁾	_	0.5 × V _{CCIO}	_
				0.47 × V _{CCIO}	0.5 × V _{CCIO} (27)	0.53 × V _{CCIO} (27)			

Single-Ended SSTL and HSTL I/O Standards Signal Specifications

Table 16. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Intel Cyclone 10 LP Devices

I/O Standard	V _{IL}	_(DC) (V)	V _{IH(DC}	c) (V)	V _{IL}	(AC) (V)	V _{IH(AC}	c) (V)	V _{OL} (V)	V _{OH} (V)	I _{OL}	I _{OH}
	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min	(mA)	(mA)
SSTL-2 Class I	_	V _{REF} - 0.18	V _{REF} + 0.18	_	_	V _{REF} - 0.35	V _{REF} + 0.35	_	V _{TT} - 0.57	V _{TT} + 0.57	8.1	-8.1
SSTL-2 Class II	_	V _{REF} - 0.18	V _{REF} + 0.18	_	_	V _{REF} - 0.35	V _{REF} + 0.35	_	V _{TT} - 0.76	V _{TT} + 0.76	16.4	-16.4
SSTL-18 Class I	_	V _{REF} - 0.125	V _{REF} + 0.125	_	_	V _{REF} - 0.25	V _{REF} + 0.25	_	V _{TT} - 0.475	V _{TT} + 0.475	6.7	-6.7
SSTL-18 Class II	_	V _{REF} - 0.125	V _{REF} + 0.125	_	_	V _{REF} - 0.25	V _{REF} + 0.25	_	0.28	V _{CCIO} - 0.28	13.4	-13.4
										•	cont	inued

 $^{^{(25)}\} V_{TT}$ of the transmitting device must track V_{REF} of the receiving device.

 $^{^{(26)}}$ Value shown refers to DC input reference voltage, $V_{\text{REF}(\text{DC})}.$

 $^{^{(27)}}$ Value shown refers to AC input reference voltage, $V_{REF(AC)}$.



I/O Standard	V _{IL}	(DC) (V)	V _{IH(DO}	c) (V)	V _{IL}	(AC) (V)	V _{IH(AC}	c) (V)	V _{OL} (V)	V _{OH} (V)	I _{OL}	I _{OH}
	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min	(mA)	(mA)
HSTL-18 Class I	_	V _{REF} - 0.1	V _{REF} + 0.1	_	_	V _{REF} - 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	8	-8
HSTL-18 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	_	V _{REF} - 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	16	-16
HSTL-15 Class I	_	V _{REF} - 0.1	V _{REF} + 0.1	_	_	V _{REF} - 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	8	-8
HSTL-15 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	_	V _{REF} - 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	-0.24	V _{REF} - 0.15	V _{REF} + 0.15	V _{CCIO} + 0.24	0.25 × V _{CCIO}	0.75 × V _{CCIO}	8	-8
HSTL-12 Class II	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	-0.24	V _{REF} - 0.15	V _{REF} + 0.15	V _{CCIO} + 0.24	0.25 × V _{CCIO}	0.75 × V _{CCIO}	14	-14

Related Information

I/O and High Speed I/O in Intel Cyclone 10 LP Devices chapter, Intel Cyclone 10 LP Core Fabric and General Purpose I/Os Handbook

Provides more information about receiver input and transmitter output waveforms, and other differential I/O standards.

Differential SSTL I/O Standard Specifications

Table 17. Differential SSTL I/O Standard Specifications for Intel Cyclone 10 LP Devices

Differential SSTL requires a V_{REF} input.

I/O Standard		V _{CCIO} (V)		V _{Swing(}	_{DC)} (V)	1	V _{X(AC)} (V)		V _{Swii}	ng(AC) (V)	V _{OX(AC)} (V)			
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	0.36	V _{CCIO}	V _{CCIO} /2 - 0.2	_	V _{CCIO} /2 + 0.2	0.7	V _{CCIO}	V _{CCIO} /2 - 0.125	_	V _{CCIO} /2 + 0.125	
SSTL-18 Class I, II	1.7	1.8	1.90	0.25	V _{CCIO}	V _{CCIO} /2 - 0.175	_	V _{CCIO} /2 + 0.175	0.5	V _{CCIO}	V _{CCIO} /2 - 0.125	_	V _{CCIO} /2 + 0.125	



Differential HSTL I/O Standard Specifications

Differential HSTL I/O Standard Specifications for Intel Cyclone 10 LP Devices Table 18.

Differential HSTL requires a V_{REF} input.

I/O Standard	,	V _{CCIO} (V)	ı	V _{DIF}	(DC) (V)	1	V _{X(AC)} (V))	V	CM(DC) (V)	V _{DIF}	(AC) (V)
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.85	_	0.95	0.85	_	0.95	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.71	_	0.79	0.71	_	0.79	0.4	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO}	0.48 × V _{CCIO}	_	0.52 × V _{CCIO}	0.48 × V _{CCIO}	_	0.52 × V _{CCIO}	0.3	0.48 × V _{CCIO}

Differential I/O Standard Specifications

Differential I/O Standard Specifications for Intel Cyclone 10 LP Devices Table 19.

I/O Standard		V _{CCIO} (V)		V _{ID} (mV)		V _{IcM} (V) ⁽²⁸⁾		v _o	(mV)	29)	V	os (V) (29))
	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
LVPECL (Row	2.375	2.5	2.625	100	_	0.05	D _{MAX} ≤ 500 Mbps	1.80	_	_	_	_	_	_
I/Os) ⁽³⁰⁾						0.55	≤ 500 Mbps D _{MAX} ≤ 700 Mbps	1.80						
						1.05	D _{MAX} > 700 Mbps	1.55						
LVPECL (Column I/Os) (30)	2.375	2.5	2.625	100	_	0.05	D _{MAX} ≤ 500 Mbps	1.80	_	_	_	_	_	_
						0.55	500 Mbps ≤ D _{MAX} ≤ 700 Mbps	1.80						

⁽²⁸⁾ V_{IN} range: $0 \text{ V} \leq V_{IN} \leq 1.85 \text{ V}$.

(29) R_L range: 90 ≤ R_L ≤ 110 Ω .

⁽³⁰⁾ The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

C10LP51002 | 2018.05.07



I/O Standard		V _{CCIO} (V)		V _{ID} ((mV)		V _{IcM} (V) ⁽²⁸⁾		Vo	_{DD} (mV) (2	29)	v	os (V) (25	9)
	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
						1.05	D _{MAX} > 700 Mbps	1.55						
LVDS (Row I/Os)	2.375	2.5	2.625	100	_	0.05	D _{MAX} ≤ 500 Mbps	1.80	247	_	600	1.125	1.25	1.375
						0.55	500 Mbps ≤ D _{MAX} ≤ 700 Mbps	1.80						
						1.05	D _{MAX} > 700 Mbps	1.55						
LVDS (Column I/Os)	2.375	2.5	2.625	100	_	0.05	D _{MAX} ≤ 500 Mbps	1.80	247	_	600	1.125	1.25	1.375
						0.55	500 Mbps ≤ D _{MAX} ≤ 700 Mbps	1.80						
						1.05	D _{MAX} > 700 Mbps	1.55						
BLVDS (Row I/Os)	2.375	2.5	2.625	100	_	_	_	_	_	_	_	_	_	_
BLVDS (Column I/Os) (31)	2.375	2.5	2.625	100	_	_	_	_	_	_	_	_	_	_
mini-LVDS (Row I/Os) (32)	2.375	2.5	2.625	_	_	_	_	_	300	_	600	1.0	1.2	1.4
mini-LVDS (Column I/Os) (32)	2.375	2.5	2.625	_	_	_	_	_	300	_	600	1.0	1.2	1.4
RSDS (Row I/ Os) (32)	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.5
													cont	inued

⁽²⁸⁾ V_{IN} range: 0 V ≤ V_{IN} ≤ 1.85 V. (29) R_L range: 90 ≤ R_L ≤ 110 Ω .



I/O Standard		V _{CCIO} (V)		V _{ID} (mV)		V _{IcM} (V) ⁽²⁸⁾		Vo	_D (mV) (2	29)	V	os (V) (29	9)
	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
RSDS (Column I/Os) ⁽³²⁾	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.5
PPDS (Row I/ Os) ⁽³²⁾	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.4
PPDS (Column I/Os) (32)	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.4

Power Consumption

Use the following methods to estimate power for a design:

- the Excel-based EPE
- the Intel Quartus® Prime power analyzer feature

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Intel Quartus Prime power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, combined with detailed circuit models, can yield very accurate power estimates.

Related Information

- Early Power Estimator User Guide
 Provides more information about the power estimation tools.
- Power Analysis chapter, Intel Quartus Prime Standard Edition Handbook Volume 3: Verification Provides more information about the power estimation tools.

⁽²⁸⁾ V_{IN} range: $0 \text{ V} \leq V_{IN} \leq 1.85 \text{ V}$.

(29) R_L range: 90 ≤ R_L ≤ 110 Ω .

- $^{(31)}$ There are no fixed $V_{IN},\,V_{OD}$, and V_{OS} specifications for BLVDS. They depend on the system topology.
- (32) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.



Switching Characteristics

This section provides performance characteristics of Intel Cyclone 10 LP core and periphery blocks for commercial grade devices.

Core Performance Specifications

Clock Tree Specifications

Table 20. Clock Tree Performance for Intel Cyclone 10 LP Devices

Device			Performance			Unit
	C6	C8	17	18	A7	
10CL006	500	402	437.5	362	402	MHz
10CL010	500	402	437.5	362	402	MHz
10CL016	500	402	437.5	362	402	MHz
10CL025	500	402	437.5	362	402	MHz
10CL040	500	402	437.5	362	402	MHz
10CL055	500	402	437.5	362	_	MHz
10CL080	500	402	437.5	362	_	MHz
10CL120	_	402	437.5	362	_	MHz

PLL Specifications

PLL specifications are for Intel Cyclone 10 LP devices operating in the commercial junction temperature range (0°C to 85°C), the industrial junction temperature range (-40°C to 100°C), the extended industrial junction temperature range (-40°C to 125°C), and the automotive junction temperature range (-40°C to 125°C).



Table 21. PLL Specifications for Intel Cyclone 10 LP Devices

This table is applicable for general purpose PLLs and multipurpose PLLs.

You must connect $V_{CCD\ PLL}$ to V_{CCINT} through the decoupling capacitor and ferrite bead.

Symbol	Parameter	Min	Тур	Max	Unit
f _{IN} (33)	Input clock frequency (-C6, -C8, -I7, and -A7 speed grades)	5	_	472.5	MHz
	Input clock frequency (-I8 speed grade)	5	_	362	MHz
f _{INPFD}	PFD input frequency	5	_	325	MHz
f _{VCO} (34)	PLL internal VCO operating range	600	_	1300	MHz
f _{INDUTY}	Input clock duty cycle	40	_	60	%
t _{INJITTER_CCJ} (35)	Input clock cycle-to-cycle jitter $F_{REF} \ge 100 \text{ MHz}$	_	_	0.15	UI
	F _{REF} < 100 MHz	_	-	±750	ps
f _{OUT_EXT} (external clock output) (33)	PLL output frequency	_	_	472.5	MHz
f _{OUT} (to global clock)	PLL output frequency (-C6 speed grade)	_	_	472.5	MHz
	PLL output frequency (-I7, -A7 speed grades)	_	-	450	MHz
	PLL output frequency (-C8 speed grade)	_	_	402.5	MHz
	PLL output frequency (-I8 speed grade)	_	-	362	MHz
t _{OUTDUTY}	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t _{LOCK}	Time required to lock from end of device configuration	_	_	1	ms
					continued

⁽³³⁾ This parameter is limited in the Intel Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

The V_{CO} frequency reported by the Intel Quartus Prime software in the PLL Summary section of the compilation report takes into consideration the V_{CO} post-scale counter κ value. Therefore, if the counter κ has a value of 2, the frequency reported can be lower than the f_{VCO} specification.

⁽³⁵⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 200 ps.

C10LP51002 | 2018.05.07



Symbol	Parameter	Min	Тур	Max	Unit
t _{DLOCK}	Time required to lock dynamically (after switchover, reconfiguring any non-post-scale counters/delays or areset is deasserted)	_	_	1	ms
toutjitter_period_dedclk (36)	Dedicated clock output period jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	300	ps
	F _{OUT} < 100 MHz	_	_	30	mUI
toutjitter_ccj_dedclk (36)	Dedicated clock output cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	300	ps
	F _{OUT} < 100 MHz	_	_	30	mUI
t _{OUTJITTER_PERIOD_IO} (36)	Regular I/O period jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	650	ps
	F _{OUT} < 100 MHz	_	_	75	mUI
t _{OUTJITTER_CCJ_IO} (36)	Regular I/O cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	650	ps
	F _{OUT} < 100 MHz	_	_	75	mUI
t _{PLL_PSERR}	Accuracy of PLL phase shift	_	_	±50	ps
t _{ARESET}	Minimum pulse width on areset signal.	10	_	_	ns
tconfigpll	Time required to reconfigure scan chains for PLLs	_	3.5 (37)	_	SCANCLK cycles
					continued

⁽³⁶⁾ Peak-to-peak jitter with a probability level of 10^{-12} (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL when an input jitter of 30 ps is applied.

⁽³⁷⁾ With 100-MHz scanclk frequency.



Symbol	Parameter	Min	Тур	Max	Unit
fscanclk	scanclk frequency	_	-	100	MHz
t _{CASC_OUTJITTER_PERIOD_DEDCLK} (38) (39)	Period jitter for dedicated clock output in cascaded PLLs ($F_{OUT} \ge 100 \text{ MHz}$)	_	_	425	ps
	Period jitter for dedicated clock output in cascaded PLLs ($F_{OUT} \ge 100 \text{ MHz}$)	_	_	42.5	mUI

Embedded Multiplier Specifications

Table 22. Embedded Multiplier Specifications for Intel Cyclone 10 LP Devices

Mode	Resources Used		Perfor	mance		Unit
	Number of Multipliers	C6	17, A7	C8	18	
9 × 9-bit multiplier	1	340	300	260	240	MHz
18 × 18-bit multiplier	1	287	250	200	185	MHz

Memory Block Specifications

Table 23. M9K Memory Block Performance Specifications for Intel Cyclone 10 LP Devices

Memory	Mode	Resourc	es Used			Unit		
		LEs	M9K Memory	C6	I7, A7	C8	18	
M9K Block	FIFO 256 × 36	47	1	315	274	238	200	MHz
	Single-port 256 × 36	0	1	315	274	238	200	MHz
	Simple dual-port 256 × 36 CLK	0	1	315	274	238	200	MHz
	True dual port 512 × 18 single CLK	0	1	315	274	238	200	MHz

 $^{^{(38)}}$ The cascaded PLLs specification is applicable only with the following conditions:

[•] Upstream PLL—0.59 MHz ≥ Upstream PLL bandwidth < 1 MHz

[•] Downstream PLL—Downstream PLL bandwidth > 2 MHz

⁽³⁹⁾ PLL cascading is not supported for transceiver applications.



Periphery Performance

I/O performance supports several system interfaces, such as the high-speed I/O interface and the PCI/PCI-X bus interface. I/Os using general-purpose I/O standards such as 3.3-, 3.0-, 2.5-, 1.8-, or 1.5-LVTTL/LVCMOS are capable of a typical 200 MHz interfacing frequency with a 10 pF load.

Note:

Actual achievable frequency depends on design- and system-specific factors. Perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

RSDS Transmitter Timing Specifications

Table 24. RSDS Transmitter Timing Specifications for Intel Cyclone 10 LP Devices

Applicable for true RSDS and emulated RSDS_E_3R transmitter.

True RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the output pin of all I/O Banks.

Symbol	Mode		C6			17			C8, A7			18		Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK}	×10	5	_	180	5	_	155.5	5	_	155.5	5	_	155.5	MHz
(input clock frequency)	×8	5	_	180	5	_	155.5	5	_	155.5	5	_	155.5	MHz
	×7	5	_	180	5	_	155.5	5	_	155.5	5	_	155.5	MHz
	×4	5	_	180	5	_	155.5	5	_	155.5	5	_	155.5	MHz
	×2	5	_	180	5	_	155.5	5	_	155.5	5	_	155.5	MHz
	×1	5	_	360	5	_	311	5	_	311	5	_	311	MHz
Device operation	×10	100	_	360	100	_	311	100	_	311	100	_	311	Mbps
in Mbps	×8	80	_	360	80	_	311	80	_	311	80	_	311	Mbps
	×7	70	_	360	70	_	311	70	_	311	70	_	311	Mbps
	×4	40	_	360	40	_	311	40	_	311	40	_	311	Mbps
	×2	20	_	360	20	_	311	20	_	311	20	_	311	Mbps
													cont	tinued



Symbol	Mode		C6			17			C8, A7			18		Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	×1	10	_	360	10	_	311	10	_	311	10	_	311	Mbps
t _{DUTY}	_	45	_	55	45	_	55	45	_	55	45	_	55	%
Transmitter channel-to-channel skew (TCCS)	_	_	_	200	_	_	200	_	_	200	_	_	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	_	_	600	ps
t _{RISE}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	ps
t _{LOCK} (40)	_	_	_	1	_	-	1	_	_	1	_	_	1	ms

Emulated RSDS_E_1R Transmitter Timing Specifications

Table 25. Emulated RSDS_E_1R Transmitter Timing Specifications for Intel Cyclone 10 LP Devices

Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O Banks.

Symbol	Modes		C6			17		C8, A7				Unit		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK} (input clock	×10	5	_	85	5	_	85	5	_	85	5	_	85	MHz
frequency)	×8	5	_	85	5	_	85	5	_	85	5	_	85	MHz
	×7	5	_	85	5	_	85	5	_	85	5	_	85	MHz
	×4	5	_	85	5	_	85	5	_	85	5	_	85	MHz
	×2	5	_	85	5	_	85	5	_	85	5	_	85	MHz
	×1	5	_	170	5	_	170	5	_	170	5	_	170	MHz
													cont	inued

 $^{^{(40)}}$ t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

C10LP51002 | 2018.05.07



Symbol	Modes		C6			17			C8, A7			18		Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Device operation	×10	100	_	170	100	_	170	100	_	170	100	_	170	Mbps
in Mbps	×8	80	_	170	80	_	170	80	_	170	80	_	170	Mbps
	×7	70	_	170	70	_	170	70	_	170	70	_	170	Mbps
	×4	40	_	170	40	_	170	40	_	170	40	_	170	Mbps
	×2	20	_	170	20	_	170	20	_	170	20	_	170	Mbps
	×1	10	_	170	10	_	170	10	_	170	10	_	170	Mbps
t _{DUTY}	_	45	_	55	45	_	55	45	_	55	45	_	55	%
TCCS	_	_	_	200	_	_	200	_	_	200	_	_	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	_	_	600	ps
t _{RISE}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	ps
t _{LOCK} (41)	_	_	_	1	_	_	1	_	_	1	_	_	1	ms

 $^{^{(41)}}$ t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.



Mini-LVDS Transmitter Timing Specifications

Mini-LVDS Transmitter Timing Specifications for Intel Cyclone 10 LP Devices Table 26.

Applicable for true and emulated mini-LVDS transmitter.

True mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks.

Symbol	Modes		C6			17			C8, A7			18		Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK} (input clock	×10	5	_	200	5	_	155.5	5	_	155.5	5	_	155.5	MHz
frequency)	×8	5	_	200	5	_	155.5	5	_	155.5	5	_	155.5	MHz
	×7	5	_	200	5	_	155.5	5	_	155.5	5	_	155.5	MHz
	×4	5	_	200	5	_	155.5	5	_	155.5	5	_	155.5	MHz
	×2	5	_	200	5	_	155.5	5	_	155.5	5	_	155.5	MHz
	×1	5	_	400	5	_	311	5	_	311	5	_	311	MHz
Device operation	×10	100	_	400	100	_	311	100	_	311	100	_	311	Mbps
in Mbps	×8	80	_	400	80	_	311	80	_	311	80	_	311	Mbps
	×7	70	_	400	70	_	311	70	_	311	70	_	311	Mbps
	×4	40	_	400	40	_	311	40	_	311	40	_	311	Mbps
	×2	20	_	400	20	_	311	20	_	311	20	_	311	Mbps
	×1	10	_	400	10	_	311	10	_	311	10	_	311	Mbps
t _{DUTY}	_	45	_	55	45	_	55	45	_	55	45	_	55	%
TCCS	_	_	_	200	_	_	200	_	_	200	_	_	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	_	_	600	ps
													con	tinued

C10LP51002 | 2018.05.07



Symbol	Modes		C6			17			C8, A7			18		Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t _{RISE}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	ps
t _{LOCK} (42)	_	_	-	1	-	_	1	_	_	1	-	-	1	ms

True LVDS Transmitter Timing Specifications

Table 27. True LVDS Transmitter Timing Specifications for Intel Cyclone 10 LP Devices

True LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6.

Symbol	Modes	С	6	I	7	C8,	A7	I	8	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
f _{HSCLK} (input clock	×10	5	420	5	370	5	320	5	320	MHz
frequency)	×8	5	420	5	370	5	320	5	320	MHz
	×7	5	420	5	370	5	320	5	320	MHz
	×4	5	420	5	370	5	320	5	320	MHz
	×2	5	420	5	370	5	320	5	320	MHz
	×1	5	420	5	402.5	5	402.5	5	362	MHz
HSIODR	×10	100	840	100	740	100	640	100	640	Mbps
	×8	80	840	80	740	80	640	80	640	Mbps
	×7	70	840	70	740	70	640	70	640	Mbps
	×4	40	840	40	740	40	640	40	640	Mbps
	×2	20	840	20	740	20	640	20	640	Mbps
	×1	10	420	10	402.5	10	402.5	10	362	Mbps
	•	•	'	•	,	<u>'</u>	•	<u>'</u>	,	continued

 $^{^{(42)}}$ t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.



Symbol	Modes	С	C6		7	C8,	A7	I	8	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{DUTY}	_	45	55	45	55	45	55	45	55	%
TCCS	_	_	200	_	200	_	200	_	200	ps
Output jitter (peak to peak)	_	_	500	_	500	_	550	_	600	ps
t _{LOCK} (43)	_	_	1	_	1	_	1	_	1	ms

Emulated LVDS Transmitter Timing Specifications

Emulated LVDS Transmitter Timing Specifications for Intel Cyclone 10 LP Devices Table 28.

Emulated LVDS transmitter is supported at the output pin of all I/O Banks.

Symbol	Modes	С	6	I	7	C8,	A7	I	8	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
f _{HSCLK} (input clock	×10	5	320	5	320	5	275	5	275	MHz
frequency)	×8	5	320	5	320	5	275	5	275	MHz
	×7	5	320	5	320	5	275	5	275	MHz
	×4	5	320	5	320	5	275	5	275	MHz
	×2	5	320	5	320	5	275	5	275	MHz
	×1	5	402.5	5	402.5	5	402.5	5	362	MHz
HSIODR	×10	100	640	100	640	100	550	100	550	Mbps
	×8	80	640	80	640	80	550	80	550	Mbps
	×7	70	640	70	640	70	550	70	550	Mbps
	×4	40	640	40	640	40	550	40	550	Mbps
	×2	20	640	20	640	20	550	20	550	Mbps
										continued

 $^{^{(43)}}$ t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

C10LP51002 | 2018.05.07



Symbol	Modes	С	C6		7	C8,	A7	I	8	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
	×1	10	402.5	10	402.5	10	402.5	10	362	Mbps
t _{DUTY}	_	45	55	45	55	45	55	45	55	%
TCCS	-	_	200	_	200	_	200	_	200	ps
Output jitter (peak to peak)	_	_	500	_	500	_	550	_	600	ps
t _{LOCK} (44)	_	_	1	_	1	_	1	_	1	ms

LVDS Receiver Timing Specifications

Table 29. LVDS Receiver Timing Specifications for Intel Cyclone 10 LP Devices

LVDS receiver is supported at all I/O Banks.

Symbol	Modes	c	6	I	7	С8,	A7	I	8	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
f _{HSCLK} (input clock	×10	10	437.5	10	370	10	320	10	320	MHz
frequency)	×8	10	437.5	10	370	10	320	10	320	MHz
	×7	10	437.5	10	370	10	320	10	320	MHz
	×4	10	437.5	10	370	10	320	10	320	MHz
	×2	10	437.5	10	370	10	320	10	320	MHz
	×1	10	437.5	10	402.5	10	402.5	10	362	MHz
HSIODR	×10	100	875	100	740	100	640	100	640	Mbps
	×8	80	875	80	740	80	640	80	640	Mbps
	×7	70	875	70	740	70	640	70	640	Mbps
	×4	40	875	40	740	40	640	40	640	Mbps
										continued

 $^{^{(44)}}$ t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.



Symbol	Modes	С	6	I	7	C8,	A7	I	8	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
	×2	20	875	20	740	20	640	20	640	Mbps
	×1	10	437.5	10	402.5	10	402.5	10	362	Mbps
SW	_	_	400	_	400	_	400	-	550	ps
Input jitter tolerance	_	_	500	-	500	_	550	-	600	ps
t _{LOCK} (45)	_	_	1	_	1	_	1	_	1	ms

Duty Cycle Distortion Specifications

Table 30. Worst-Case Duty Cycle Distortion on Intel Cyclone 10 LP Devices I/O Pins

The duty cycle distortion specification applies to clock outputs from the PLLs, global clock tree, and IOE driving the dedicated and general purpose I/O pins.

Intel Cyclone 10 LP devices meet the specified duty cycle distortion at the maximum output toggle rate for each combination of I/O standard and current strength.

Symbol	С	6	I	7	C8, I	Unit	
	Min Max		Min Max		Min Max		
Output Duty Cycle	45	55	45	55	45	55	%

OCT Calibration Timing Specification

Table 31. Timing Specification for Series OCT with Calibration at Device Power-Up for Intel Cyclone 10 LP Devices OCT calibration takes place after device configuration and before entering user mode.

Symbol	Description	Maximum	Unit
t _{OCTCAL}	Duration of series OCT with calibration at device power-up	20	μs

 $^{^{(45)}}$ t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.



IOE Programmable Delay

The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Intel Quartus Prime software. The values in the table show the delay of programmable IOE delay chain with maximum offset settings after excluding the intrinsic delay (delay at minimum offset settings).

The minimum and maximum offset timing numbers are in reference to setting $\mathbf{0}$ as available in the Intel Quartus Prime software.

Table 32. IOE Programmable Delay on Column Pins for Intel Cyclone 10 LP 1.0 V Core Voltage Devices

Parameter	Paths Affected	Number of	Min Offset	Max (Offset	Unit
		Setting		Fast Corner	Slow Corner	
				18	18	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.924	3.411	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.875	3.367	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.631	1.124	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.931	1.684	ns

Table 33. IOE Programmable Delay on Row Pins for Intel Cyclone 10 LP 1.0 V Core Voltage Devices

Parameter	Paths Affected	Number of	Min Offset	Max (Offset	Unit
		Setting		Fast Corner	Slow Corner	
				18	18	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.921	3.412	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.919	3.441	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.623	1.168	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.919	1.656	ns



IOE Programmable Delay on Column Pins for Intel Cyclone 10 LP 1.2 V Core Voltage Devices Table 34.

Parameter	Paths Affected	Number	Min				Max Offset				Unit
		of Setting	Offset	ı	ast Corne	•		Slow 0	Corner		
				C6	17	A7	C6	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.211	1.211	2.177	2.433	2.388	2.508	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.307	1.203	1.203	2.19	2.540	2.430	2.545	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.437	0.402	0.402	0.747	0.880	0.834	0.873	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.693	0.665	0.665	1.200	1.532	1.393	1.441	ns

IOE Programmable Delay on Row Pins for Intel Cyclone 10 LP 1.2 V Core Voltage Devices Table 35.

Parameter	Paths Affected	Number	Min				Max Offset				Unit
		of Setting	Offset		Fast Corne	r		Slow (Corner		
				C6	17	A7	C6	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.209	1.209	2.201	2.510	2.429	2.548	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.207	1.207	2.202	2.558	2.447	2.557	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.458	0.419	0.419	0.783	0.924	0.875	0.915	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.686	0.657	0.657	1.185	1.506	1.376	1.422	ns

Configuration Specifications

This section provides configuration specifications and timing for the Intel Cyclone 10 LP devices.



JTAG Timing Parameters

Table 36. JTAG Timing Parameters for Intel Cyclone 10 LP Devices

Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	40	_	ns
t _{JCH}	TCK clock high time	19	_	ns
t _{JCL}	TCK clock low time	19	_	ns
t _{JPSU_TDI}	JTAG port setup time for TDI	1	_	ns
t _{JPSU_TMS}	JTAG port setup time for TMS	3	_	ns
t _{JPH}	JTAG port hold time	10	_	ns
t _{JPCO}	JTAG port clock to output ⁽⁴⁶⁾	_	15	ns
t _{JPZX} JTAG port high impedance to valid output ⁽⁴⁶⁾		_	15	ns
t _{JPXZ} JTAG port valid output to high impedance ⁽⁴⁶⁾		_	15	ns
t _{JSSU}	t _{JSSU} Capture register setup time		_	ns
t _{JSH}	Capture register hold time	10	_	ns
t _{JSCO} Update register clock to output		_	25	ns
t _{JSZX}	Update register high impedance to valid output		25	ns
t _{JSXZ}	Update register valid output to high impedance	_	25	ns

Active Configuration Mode Specifications

 Table 37.
 Active Configuration Mode Specifications for Intel Cyclone 10 LP Devices

Programming Mode	DCLK Range	Typical DCLK	Unit
Active Serial (AS)	20 to 40	33	MHz

⁽⁴⁶⁾ The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 16 ns.



AS Configuration Timing

AS Configuration Timing for Intel Cyclone 10 LP Devices Table 38.

Symbol	Parameter	Configuration Time	Unit
t _{SU}	Setup time	10	ns
t _{DH}	Hold time	0	ns
t _{CO}	Clock-to-output time	4	ns

Related Information

AS Configuration Timing

Provides the AS configuration timing waveform.

Passive Configuration Mode Specifications

Passive Configuration Mode Specifications for Intel Cyclone 10 LP Devices Table 39.

Programming Mode	V _{CCINT} Voltage Level (V)	DCLK f _{MAX}	Unit
Passive Serial (PS)	1.0 (47)	66	MHz
	1.2	133	MHz
Fast Passive Parallel (FPP) (48)	1.0 (47)	66	MHz
	1.2 (49)	100	MHz

 $^{^{(47)}}$ V_{CCINT} = 1.0 V is only supported for Intel Cyclone 10 LP 1.0 V core voltage devices.

⁽⁴⁸⁾ FPP configuration mode supports all Intel Cyclone 10 LP devices (except for E144 package devices).

⁽⁴⁹⁾ Intel Cyclone 10 LP 1.2 V core voltage devices support 133 MHz DCLK f_{MAX} for 10CL006, 10CL010, 10CL016, 10CL025, and 10CL040 only.



PS Configuration Timing

Table 40. PS Configuration Timing Parameters for Intel Cyclone 10 LP Devices

Symbol	Parameter	Minimum		Maximum		Unit
		1.2 V Core Voltage	1.0 V Core Voltage	1.2 V Core Voltage	1.0 V Core Voltage	
t _{CF2CD}	nCONFIG low to CONF_DONE low	-	_		500	
t _{CF2ST0}	nconfig low to nstatus low	-	_	500		ns
t _{CFG}	nCONFIG low pulse width	5	00	-		ns
t _{STATUS}	nSTATUS low pulse width	4	15	230 (50)		μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	-		230 (51)		μs
t _{CF2CK}	nCONFIG high to first rising edge on DCLK	230 (50)		_		μs
t _{ST2CK}	nSTATUS high to first rising edge of DCLK	2		-	_	μs
t _{DH}	Data hold time after rising edge on DCLK	0		-	_	ns
t _{CD2UM}	CONF_DONE high to user mode (52)	300		6.	50	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period		-	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (3,192 × CLKUSR period)		-	_	_
t _{DSU}	Data setup time before rising edge on DCLK	5	8	_		
t _{CH}	DCLK high time	3.2	6.4	_	_	ns
			'	'		continued

 $^{^{(50)}}$ This value is applicable if you do not delay configuration by extending the <code>nCONFIG</code> or <code>nSTATUS</code> low pulse width.

⁽⁵¹⁾ This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

⁽⁵²⁾ The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for starting the device.



Symbol	Parameter	Minimum		Maximum		Unit
		1.2 V Core Voltage	1.0 V Core Voltage	1.2 V Core Voltage	1.0 V Core Voltage	
t _{CL}	DCLK low time	3.2	6.4	_	_	ns
t _{CLK}	DCLK period	7.5	15	_	_	ns
f _{MAX}	DCLK frequency	_	_	133	66	MHz

Related Information

PS Configuration Timing

Provides the PS configuration timing waveform.

FPP Configuration Timing

Table 41. FPP Timing Parameters for Intel Cyclone 10 LP Devices

Symbol	Parameter	Minimum		Maximum		Unit
		1.2 V Core Voltage	1.0 V Core Voltage	1.2 V Core Voltage	1.0 V Core Voltage	
t _{CF2CD}	nCONFIG low to CONF_DONE low	-	_		500	
t _{CF2ST0}	nCONFIG low to nSTATUS low	-	_	500		ns
t _{CFG}	nCONFIG low pulse width	50	500		_	
t _{STATUS}	nSTATUS low pulse width	45		230 (53)		μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	_		230	(54)	μs
t _{CF2CK}	nCONFIG high to first rising edge on DCLK	230 (53)		-	_	μs
t _{ST2CK}	nSTATUS high to first rising edge of DCLK	2		-	_	μs
t _{DH}	Data hold time after rising edge on DCLK	0		-	_	ns
t _{CD2UM}	CONF_DONE high to user mode (55)	300		6!	50	μs
		•		•		continued

 $^{^{(53)}}$ This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

 $^{^{(54)}}$ This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

C10LP51002 | 2018.05.07



Symbol	Parameter	Minimum		Maximum		Unit
		1.2 V Core Voltage	1.0 V Core Voltage	1.2 V Core Voltage	1.0 V Core Voltage	
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period		-	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (3,192 × CLKUSR period)		-	_	_
t _{DSU}	Data setup time before rising edge on DCLK	5	8	_	_	ns
t _{CH}	DCLK high time	3.2	6.4	_	_	ns
t _{CL}	DCLK low time	3.2	6.4	_	_	ns
t _{CLK}	DCLK period	7.5	15	_	_	ns
f _{MAX}	DCLK frequency	_	_	133	66	MHz

Related Information

FPP Configuration Timing

Provides the FPP configuration timing waveform.

I/O Timing

I/O timing data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the timing analysis. You may generate the I/O timing report manually using the Timing Analyzer or using the automated script.

The Intel Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

Related Information

AN 775: I/O Timing Information Generation Guidelines

Provides the techniques to generate I/O timing information using the Intel Quartus Prime software.

⁽⁵⁵⁾ The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for starting the device.

C10LP51002 | 2018.05.07




Glossary

Terms

- Receiver input skew margin (RSKM)—High-speed I/O block: The total margin left after accounting for the sampling window and TCCS. RSKM = (TUI SW TCCS) / 2.
- SW (Sampling Window)—High-speed I/O block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window.

Clock Pins and Blocks

- f_{HSCLK}—High-speed I/O block: High-speed receiver/transmitter input and output clock frequency.
- GCLK—Input pin directly to Global Clock network.
- GCLK PLL—Input pin to Global Clock network through the PLL.
- HSIODR—High-speed I/O block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI).
- PLL Block—The following figure highlights the PLL specification parameters




• R_I—Receiver differential input discrete resistor (external to Intel Cyclone 10 LP devices).



Example Waveforms

JTAG Waveform

Input Waveforms for the SSTL Differential I/O Standard




Receiver Waveform for LVDS and LVPECL Differential Standards

Driven








Differential Input Waveform



Single-Ended Voltage-Referenced I/O Standard






The JEDEC standard for SSTI and HSTL I/O standards defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing.

Transmitter Output Waveform for the LVDS, Mini-LVDS, PPDS and RSDS Differential I/O Standards:

Single-Ended Waveform



Differential Waveform (Mathematical Function of Positive and Negative Channel)



Delay Definitions

- t_C—High-speed receiver and transmitter input and output clock period.
- Channel-to-channel-skew (TCCS)—High-speed I/O block: The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew. The clock is included in the TCCS measurement.
- t_{cin}—Delay from the clock pad to the I/O input register.
- t_{CO}—Delay from the clock pad to the I/O output.
- t_{cout}—Delay from the clock pad to the I/O output register.
- t_{DUTY}—High-speed I/O block: Duty cycle on high-speed transmitter output clock.
- t_{FALL}—Signal high-to-low transition time (80–20%).
- t_H—Input register hold time.

C10LP51002 | 2018.05.07



- Timing Unit Interval (TUI)—High-speed I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = t_C/w).
- t_{INITTER}—Period jitter on the PLL clock input.
- t_{OUTJITTER} DEDCLK—Period jitter on the dedicated clock output driven by a PLL.
- t_{OUTJITTER IO}—Period jitter on the general purpose I/O driven by a PLL.
- t_{pllcin}—Delay from the PLL inclk pad to the I/O input register.
- t_{pllcout}—Delay from the PLL inclk pad to the I/O output register.
- t_{RISE}—Signal low-to-high transition time (20–80%).
- t_{SII}—Input register setup time.

Voltage Definitions

- V_{CM(DC)}—DC common mode input voltage.
- V_{DIF(AC)}—AC differential input voltage: The minimum AC input differential voltage required for switching.
- V_{DIF(DC)}—DC differential input voltage: The minimum DC input differential voltage required for switching.
- V_{ICM}—Input common mode voltage: The common mode of the differential signal at the receiver.
- V_{ID}—Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a
 differential transmission at the receiver.
- V_{IH}—Voltage input high: The minimum positive voltage applied to the input that is accepted by the device as a logic high.
- V_{IH(AC)}—High-level AC input voltage.
- V_{IH(DC)}—High-level DC input voltage.
- V_{IL}—Voltage input low: The maximum positive voltage applied to the input that is accepted by the device as a logic low.
- V_{IL (AC)}—Low-level AC input voltage.
- V_{IL (DC)}—Low-level DC input voltage.
- V_{IN}—DC input voltage.
- \bullet $\;\;$ $V_{OCM}-Output$ common mode voltage: The common mode of the differential signal at the transmitter.
- V_{OD}—Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. V_{OD} = V_{OH} - V_{OL}.
- V_{OH}—Voltage output high: The maximum positive voltage from an output that the device considers is accepted as the minimum positive high level.

C10LP51002 | 2018.05.07



- V_{OL}—Voltage output low: The maximum positive voltage from an output that the device considers is accepted as the maximum positive low level.
- V_{OS} —Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$.
- V_{OX (AC)}—AC differential output cross point voltage: the voltage at which the differential output signals must cross.
- V_{REF}—Reference voltage for the SSTL and HSTL I/O standards.
- $V_{REF\,(AC)}$ —AC input reference voltage for the SSTL and HSTL I/O standards. $V_{REF(AC)} = V_{REF(DC)} + \text{noise}$. The peak-to-peak AC noise on V_{REF} must not exceed 2% of $V_{REF(DC)}$.
- V_{RFF (DC)}—DC input reference voltage for the SSTL and HSTL I/O standards.
- V_{SWING (AC)}—AC differential input voltage: AC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.
- V_{SWING (DC)}—DC differential input voltage: DC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.
- V_{TT}—Termination voltage for the SSTL and HSTL I/O standards.
- V_{X (AC)}—AC differential input cross point voltage: The voltage at which the differential input signals must cross.

Document Revision History for Intel Cyclone 10 LP Device Datasheet

Document Version	Changes
2018.05.07	 Removed the specifications for the quad flat no leads (QFN) package in the <i>Pin Capacitance for Intel Cyclone 10 LP Devices</i> table. Added the following configuration specifications: AS Configuration Timing PS Configuration Timing FPP Configuration Timing Updated the description in the <i>IOE Programmable Delay</i> section. Updated the I/O Timing section on the I/O timing information generation guidelines.
2017.05.08	Initial release.