



sysl/O Usage Guide for Nexus Platform

Technical Note

FPGA-TN-02067-1.2

November 2020

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Contents

Acronyms in This Document	5
1. Introduction	6
2. sysl/O Overview	6
3. sysl/O Banking Scheme	6
3.1. V_{CC} (1.0 V)	7
3.2. V_{CCIO} ^[0, 1, 2, 6, 7] Wide Range (1.2 V/1.5 V/1.8 V/2.5 V/3.3 V)	7
3.3. V_{CCIO} ^[3, 4, 5] High Performance (1.0 V/1.2 V/1.35 V/1.5 V/1.8 V)	7
3.4. V_{CCAUX} (1.8 V)	7
3.5. Standby	8
3.6. High Performance sysl/O Buffer Pairs (On Bottom Side)	8
3.7. Wide Range sysl/O Buffer Pair (On Top, Left/Right Sides)	10
4. V_{CCIO} Requirement for I/O Standards	11
5. sysl/O Buffer Configurations	12
5.1. Programmable Drive Strength	12
5.2. Programmable Slew Rate	12
5.3. Tristate Control	12
5.4. Open Drain Control	12
5.5. Differential Input Termination	12
5.6. Programmable Clamp	13
5.7. Soft MIPI D-PHY Support	13
6. Software sysl/O Attributes	15
6.1. IO_TYPE	15
6.2. PULLMODE	16
6.3. CLAMP	16
6.4. HYSTERESIS	16
6.5. VREF	16
6.6. OPENDRAIN	16
6.7. SLEWRATE	16
6.8. DIFFRESISTOR	16
6.9. TERMINATION	17
6.10. DRIVE	17
6.11. LOC	18
Appendix A. sysl/O Attribute Examples	19
Appendix B. sysl/O Buffer Design Rules	21
Appendix C. sysl/O Attributes using the Lattice Radiant Device Constraint Editor User Interface	22
Technical Support Assistance	23
Revision History	24

Figures

Figure 3.1. sysl/O Banking	7
Figure 3.2. High Performance sysl/O Buffer Pair for Bottom Side.....	9
Figure 3.3. Wide Range sysl/O Buffer for Top, Left/Right Side.....	10
Figure 5.1. Off-Chip and On-Chip Solutions	13
Figure 5.2. MIPI Primitive Symbol.....	13
Figure C.1. Port Tab of Device Constraint Editor	22

Tables

Table 4.1. Input Mixed Mode for Wide Range Input Buffers.....	11
Table 4.2. Input Mixed Mode for High Performance Input Buffers	11
Table 5.1. Programmable Drive Strength Values at Various V_{CCIO} Voltages for Wide Range Output Driver	12
Table 5.2. Programmable Drive Strength Values at Various V_{CCIO} Voltages for High Performance Output Driver.....	12
Table 5.3. MIPI Port List.....	13
Table 6.1. IO_TYPE Attribute Values.....	15
Table 6.2. Drive Strength Values.....	17

Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
DDR	Double Data Rate
HDL	Hardware Description Language
LVC MOS	Low Voltage Complementary Metal Oxide Semiconductor
LVDS	Low-Voltage Differential Signaling
LV TTL	Low Voltage Transistor-Transistor Logic
PIO	Programmable Input/Output
VHDL	VHSIC Hardware Description Language
VHSIC	Very High Speed Integrated Circuit

1. Introduction

FPGA devices built on the Lattice Nexus™ platform feature sysI/O™ buffers that are designed to support a wide range of interfaces. Two types of I/O are offered, wide range I/O on the top, left and right banks and high performance I/O on the bottom banks only. It gives you the ability to easily interface with other devices using advanced system I/O standards. For detailed information about supported sysI/O standard, refer to [CrossLink™-NX Family Data Sheet \(FPGA-DS-02049\)](#) and [Certus™-NX Family Data Sheet \(FPGA-DS-02078\)](#).


2. sysI/O Overview

The key features of the sysI/O block are:

- Wide range I/O bank supports single-ended standards only. High performance I/O bank support differential standards as well as single-ended standards.
- Internal weak pull down on all I/O.
- Support for on-chip programmable pull-up resistor for I²C (3.3 k Ω) in Bank 0, 1, 2, 6, and 7.
- Support for on-chip dynamic differential input 100 Ω termination for I/O in bottom banks (Bank 3, 4, and 5). Single-end termination with programmable 40/50/60/75 Ω resistor are supported in all banks.
- Input Hysteresis on all LVCMOS33/LVTTL33, LVCMOS25, LVCMOS18, and LVCMOS15.
- Programmable Open Drain on all outputs.
- Programmable Clamp on Top, Left, and Right Banks.
- Hot socket in Bank 0, 1, 2, 6, and 7.

3. sysI/O Banking Scheme

All Nexus platform devices have eight banks in total. For the 40K device, there is one bank on top, two banks each on the left and right side of device, and three on the bottom side of device. For the 17K device, there is one bank on top, one on the right side, and three on the bottom side of the device. The higher the density of the Nexus platform device, the more pins there are in each bank. I/O in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 are wide range I/O support of up to V_{CCIO} 3.3 V. While I/O in Bank 3, Bank 4, and Bank 5 are high performance I/O support of up to V_{CCIO} 1.8 V. In addition, Bank 3, Bank 4, and Bank 5 support two VREF inputs for flexibility to receive two different referenced input levels on the same bank. [Figure 3.1](#) shows the location of each bank.



***Note:** Banks are not available on the 17K LC devices.

Figure 3.1. sysI/O Banking

3.1. V_{CC} (1.0 V)

This is the core supply. This V_{CC} supply is used to power the control logic. The control signals and data signals from the I/O logic are then translated to higher supply of the I/O buffers.

3.2. $V_{CCIO}^{[0, 1, 2, 6, 7]}$ Wide Range (1.2 V/1.5 V/1.8 V/2.5 V/3.3 V)

Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 have a V_{CCIO} supply that operates from 3.3 V down to 1.2 V.

3.3. $V_{CCIO}^{[3, 4, 5]}$ High Performance (1.0 V/1.2 V/1.35 V/1.5 V/1.8 V)

Bank 3, Bank 4, and Bank 5 operate with V_{CCIO} of 1.8 V down to 1.0 V. Standards such as LVDS, SSTL, HSTL, and SLVS are only supported on these three banks.

3.4. V_{CCAUX} (1.8 V)

In addition to the bank V_{CCIO} supplies and a V_{CC} core logic supply, Nexus platform devices have a V_{CCAUX} auxiliary supply that powers the differential and referenced input buffers.

3.5. Standby

Using Standby mode dynamically powers down the bank. It disables the differential/reference receiver, true differential driver, current mirrors, and bias circuits.

In Standby mode, differential drivers and differential input buffers can be powered down to save power. Standby mode is enabled on a bank-by-bank basis. Each bank has user-routed input signals to enable Standby (dynamic power-down) mode.

Refer to [Power Management and Calculation for Certus-NX Devices \(FPGA-TN-02214\)](#) or to [Power Management and Calculation for CrossLink-NX Devices \(FPGA-TN-02075\)](#) for detailed information.

3.6. High Performance sysI/O Buffer Pairs (On Bottom Side)

The I/O pair consists of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). The A pad referenced input buffer can also be configured as a differential input. Each I/O has a weak pullup, pulldown or buskeeper feature. These are disabled in output mode. The two pads in the pair are referred to as True and Comp, where True pad is associated with the positive side of the differential I/O and the Comp or complement pad is associated with the negative side.

Every pair also has a programmable 100 Ω differential input termination resistor. Every pair also has a true LVDS and SLVS200 TX driver. They have an independent tri-state capability.

The single-ended driver associated with the complementary pad can be optionally driven by the complement of the data that drives the single-ended driver associated with the true pad. This allows a pair of single-ended drivers to be used to drive complementary outputs with the lowest possible skew between the signals. Pads A and B form a DIFF I/O pair. When this option is selected, the tri-state control for the driver associated with the complementary pad is driven by the same signal as the tri-state control for the driver associated with the true pad.

Refer to the High Performance I/O pair block diagram in [Figure 3.2](#).




Figure 3.2. High Performance sys/O Buffer Pair for Bottom Side

3.7. Wide Range sysI/O Buffer Pair (On Top, Left/Right Sides)

The I/O pair consists of two single-ended output drivers and two sets of single-ended input buffers (ratioed only). Each I/O has a weak pullup, pulldown or buskeeper feature. These are disabled in output mode. The two pads in the pair are referred to as True and Comp, where True pad is associated with the positive side of the Complementary I/O, and the Comp or complement pad is associated with the negative.

The single-ended driver associated with the complementary pad can be optionally driven by the complement of the data that drives the single-ended driver associated with the True pad. This allows a pair of single-ended drivers to be used to drive complementary outputs with the lowest possible skew between the signals. Pads A and B form a Complementary I/O pair. When this option is selected, the tri-state control for the driver associated with the complement pad is driven by the same signal as the tri-state control for the driver associated with the true pad.

Refer to the Wide Range I/O pair block diagram in Figure 3.3.




Figure 3.3. Wide Range sysI/O Buffer for Top, Left/Right Side

4. V_{CCIO} Requirement for I/O Standards

Each I/O bank of a device built on the Nexus platform has a separate V_{CCIO} supply pin that can be connected to 1.0 V, 1.2 V, 1.35 V, 1.5 V, 1.8 V for bottom banks and 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V for the rest of the banks. These voltages are used to power the output I/O standard and source the drive strength for the output. On the input side, each pad is connected to a set of ratioed input buffers that provide support for the following:

- Fixed threshold 1.0 V/1.2 V input standards
- Ratioed V_{CCIO} input standards
- Ratioed V_{CCAUX} based 1.8/1.5V LVCMOS inputs.

These three buffers are connected to V_{CC}, V_{CCIO} and V_{CCAUX} respectively.

Table 4.1. Input Mixed Mode for Wide Range Input Buffers

V _{CCIO} (V)	Input Signaling (V)					
	LVCMOS10	LVCMOS12	LVCMOS15	LVCMOS18	LVCMOS25	LVCMOS33
	V _{CC} Powered Buffer	V _{CCAUX} Powered Buffer	V _{CCAUX} Powered Buffer	V _{CCAUX} Powered Buffer	V _{CCIO} Powered Buffer	V _{CCIO} Powered Buffer
1.2	✓ ²	✓ ²	✓ ^{1,3}	—	—	—
1.5	✓ ²	✓ ²	✓ ^{1,3}	✓	—	—
1.8	✓ ²	✓ ²	✓ ^{1,3}	✓	—	—
2.5	✓ ²	✓ ²	✓ ^{1,3}	✓	✓	—
3.3	✓ ²	✓ ²	✓ ^{1,3}	✓	✓ ³	✓

Notes:

Increased ICC due to underdrive.

No Hysteresis.

Reduced Hysteresis.

1.
2.
3.

Table 4.2. Input Mixed Mode for High Performance Input Buffers

V _{CCIO} (V)	Input Signaling (V)			
	LVCMOS1.0	LVCMOS1.2	LVCMOS1.5	LVCMOS1.8
	V _{CC} Powered Buffer	V _{CC} Powered Buffer	V _{CCIO} Powered Buffer	V _{CCIO} Powered Buffer
1.0	✓			
1.2	✓	✓		
1.5	✓	✓	✓	
1.8	✓	✓	✓ ^{1,2}	✓

Notes:

Increased ICC due to underdrive.

Reduced Hysteresis.

1.
2.

5. sysl/O Buffer Configurations

This section describes the various sysl/O features available on the Nexus platform device.

5.1. Programmable Drive Strength

All single-ended drivers have programmable drive strength. Table 5.1 and Table 5.2 show the programmable drive strength of all the I/O standards available in devices built on the Nexus platform. The maximum current allowed per bank as well as the package thermal limit current should be taken into consideration when selecting the drive strength.

Table 5.1. Programmable Drive Strength Values at Various V_{CCIO} Voltages for Wide Range Output Driver

I/O TYPE	Drive Strength (mA)
LVC MOS33	2, 4, 8, 12, 16
LVC MOS25	2, 4, 8, 10
LVC MOS18	2, 4, 8
LVC MOS15	2, 4
LVC MOS12	2, 4

Table 5.2. Programmable Drive Strength Values at Various V_{CCIO} Voltages for High Performance Output Driver

I/O TYPE	Drive Strength (mA)
LVC MOS18	2, 4, 8, 12
LVC MOS15	2, 4, 8
LVC MOS12	2, 4, 8
LVC MOS10	2, 4

5.2. Programmable Slew Rate

The single-ended output buffer for each I/O pin has programmable output slew rate control that can be configured for either low noise (SLEWRATE=SLOW) or high speed (SLEWRATE=FAST) or in between, (SLEWRATE=MED).

5.3. Tristate Control

On the output side, each single-ended driver has a separate tristate control. The differential driver has a tristate control as well.

5.4. Open Drain Control

In addition to the tristate control, the single-ended drivers also support open drain operation on each I/O independently. Unlike non-open drain output that consists of a source and sink section, an open drain output is composed of only the sink section of the output driver. You can implement an open drain output by turning on the OPENDRAIN attribute in the software

5.5. Differential Input Termination

Nexus platform devices support a programmable 100 Ω input termination between all pairs on the bottom banks. The input termination of 100 Ω can be programmed between on and off. Figure 5.1 shows the discrete off-chip and on-chip solutions for dedicated, differential input termination.




Figure 5.1. Off-Chip and On-Chip Solutions

5.6. Programmable Clamp

Programmable Clamp only applies to I/O on the Top, Left, and Right banks.

5.7. Soft MIPI D-PHY Support

The following primitive should be used when implementing soft MIPI D-PHY I/O in Nexus platform devices for High Speed (HS) as well as Low Power (LP) mode for RX and TX. MIPI primitive is supported in Bank 3, Bank 4, and Bank5 on the bottom side of device.




Figure 5.2. MIPI Primitive Symbol

Table 5.3. MIPI Port List

Port	I/O	Description
BP	I/O	Bidirectional PAD A used for D-PHY Clock/Data in both HS and LP mode
BN	I/O	Bidirectional PAD B used for D-PHY Clock/Data in both HS and LP mode
AP	I	Input from fabric to PAD A – used for LP Tx function only
AN	I	Input from fabric to PAD B – used for LP Tx function only
HSRXEN	I	Enable to receive HS differential signals
HSTXEN	I	Enable to transmit HS differential signals
TP	I	Tristate for PAD A
TN	I	Tristate for PAD B
OLSP	O	LP Rx signal from BP
OLSN	O	LP Rx signal from BN
OHS	O	HS Rx signal from BP/BN differential
IHS	I	De-serialized input from DDR output register

When IO_TYPE is MIPI, the MIPI primitive above should be instantiated in the design, otherwise the software Design Rule Check (DRC) errors out. The output from the MIPI D-PHY buffer can only be used with the Double Data Rate (DDR) registers. Refer to [Certus-NX High-Speed I/O Interface \(FPGA-TN-02216\)](#) or to [CrossLink-NX High-Speed I/O Interface \(FPGA-TN-02097\)](#) for details on building MIPI D-PHY interfaces.

6. Software sysl/O Attributes

The sysl/O attributes can be specified in the Hardware Description Language (HDL), using Device Constraint Editor, or in Pre/Post Timing Constraint Editor (.ldc/.pdc).

6.1. IO_TYPE

This attribute is used to set the sysl/O standard for an I/O. The V_{CCIO} required to set these I/O standards are embedded in the attribute names. Table 6.1 lists the available I/O types.

Table 6.1. IO_TYPE Attribute Values

sysl/O Signaling Standard	IO_TYPE
Default	LVC MOS18
LVDS 1.8V	LVDS
LVDS 1.8V Emulation	LV DSE
Sub-LVDS	SUBLVDS
Sub-LVDS Emulation	SUBLV DSE
Sub-LVDS Emulation High Speed	SUBLV DSEH
SLVS	SLVS
MIPI_DPHY	MIPI_DPHY
SSTL 1.5V Class I	SSTL15_I
SSTL 1.5V Class II	SSTL15_II
SSTL 1.5V Differential Class I	SSTL15D_I
SSTL 1.5V Differential Class II	SSTL15D_II
SSTL 1.35V Class I	SSTL135_I
SSTL 1.35V Class II	SSTL135_II
SSTL 1.35V Differential Class I	SSTL135D_I
SSTL 1.35V Differential Class II	SSTL135D_II
HSTL 1.5V Class I	HSTL15_I
HSTL 1.5V Differential Class I	HSTL15D_I
HSUL 1.2V	HSUL12
HSUL 1.2V Differential	HSUL12D
LVTTTL 3.3V	LVTTTL33
LVTTTL 3.3V differential	LVTTTL33D
LVC MOS 3.3V	LVC MOS33
LVC MOS 3.3V Differential	LVC MOS33D
LVC MOS 2.5V	LVC MOS25
LVC MOS 2.5V Differential	LVC MOS25D
LVC MOS 1.8V Differential	LVC MOS18
LVC MOS 1.8V High Speed	LVC MOS18H
LVC MOS 1.5V	LVC MOS15
LVC MOS 1.5V High Speed	LVC MOS15H
LVC MOS 1.2V	LVC MOS12
LVC MOS 1.2V High Speed	LVC MOS12H
LVC MOS 1.0V	LVC MOS10
LVC MOS 1.0V High Speed	LVC MOS10H
LVC MOS 1.0V Referenced	LVC MOS10R

6.2. PULLMODE

The PULLMODE attribute can be enabled for each I/O independently. This attribute is available for all the LVTTL and LVCMOS inputs and bidirectional I/O.

Values: UP, DOWN, NONE, I3C, FAILSAFE

Default: UP when available, NONE when not available.

6.3. CLAMP

The CLAMP option can be enabled for each I/O independently.

Values: ON, OFF

Default: For OUTPUT=OFF.

For INPUT=ON if V_{CCIO} is same as I/O standard.

For INPUT=OFF if V_{CCIO} is some other value than I/O standard.

6.4. HYSTERESIS

The hysteresis option can be used to change the amount of hysteresis for the LVTTL and LVCMOS input and bidirectional I/O standards. LVCMOS12/12H and LVCMOS10/10H do not support hysteresis.

Values: ON, NA

Default: ON for LVTTL, and LVCMOS15/18/33 for input and bidirectional standards. Everything else defaulted to NA

6.5. VREF

The VREF option is enabled for referenced LVCMOS10 as well as referenced input buffers such as HSTL, SSTL and HSUL.

Values: OFF, VREF1_LOAD, VREF2_LOAD

Default: VREF1_LOAD for standards mentioned above, others defaulted to OFF.

6.6. OPENDRAIN

The OPENDRAIN option is available for all LVTTL and LVCMOS.

An I/O can be assigned independently to be an open drain when this attribute is turned on.

Values: OFF, ON

Default: OFF

6.7. SLEWRATE

Each I/O pin has an individual slew rate control. This allows you to specify slew rate control on a pin by pin basis. Slew rate control is not a valid attribute for inputs.

Values: SLOW, MED, FAST, NA

Default: SLOW

Hardware default: SLOW

6.8. DIFFRESISTOR

This attribute is used to provide differential termination. It is available only for differential I/O types.

Values: OFF, 100

Default: OFF

6.9. TERMINATION

The I/O supports single ended input parallel termination to $V_{CCIO}/2$. All input parallel terminations use a Thevenin termination scheme.

Values: OFF, 40, 50, 60, 75

Default: OFF

6.10. DRIVE STRENGTH

The DRIVE STRENGTH attribute is available for the output and bidirectional I/O standards. The default drive value depends on the I/O standard used.

Table 6.2. Drive Strength Values

Output Standard	Drive	DiffDrive	V _{CCIO}
Single Ended Interfaces			
LVTTL33	2 mA, 4 mA, 8 mA, 12 mA, 16 mA, 50RS	—	3.3
LVC MOS33	2 mA, 4 mA, 8 mA, 12 mA, 16 mA, 50RS	—	3.3
LVC MOS25	2 mA, 4 mA, 8 mA, 12 mA, 50RS	—	2.5
LVC MOS18	2 mA, 4 mA, 8 mA, 50RS	—	1.8
LVC MOS18H	2 mA, 4 mA, 8 mA, 12 mA, 50RS	—	1.8
LVC MOS15	2 mA, 4 mA, 8 mA,	—	1.5
LVC MOS15H	2 mA, 4 mA, 8 mA,	—	1.5
LVC MOS12	2 mA, 4 mA, 8 mA,	—	1.2
LVC MOS12H	2 mA, 4 mA, 8 mA,	—	1.2
LVC MOS10H	2 mA, 4 mA, 8 mA,	—	1
LVTTL33 (Open Drain)	2 mA, 4 mA, 8 mA, 12 mA	—	—
LVC MOS33 (Open Drain)	2 mA, 4 mA, 8 mA, 12 mA	—	—
LVC MOS25 (Open Drain)	2 mA, 4 mA, 8 mA, 10 mA	—	—
LVC MOS18 (Open Drain)	2 mA, 4 mA, 8 mA,	—	—
LVC MOS18H (Open Drain)	2 mA, 4 mA, 8 mA, 12 mA	—	—
LVC MOS15 (Open Drain)	2 mA, 4 mA, 8 mA,	—	—
LVC MOS15H (Open Drain)	2 mA, 4 mA, 8 mA,	—	—
LVC MOS12 (Open Drain)	2 mA, 4 mA, 8 mA,	—	—
LVC MOS12H (Open Drain)	2 mA, 4 mA, 8 mA,	—	—
LVC MOS10H (Open Drain)	2 mA, 4 mA, 8 mA,	—	—
HSUL12	4 mA, 6 mA, 8 mA,	—	1.2
HSTL15_I	8 mA	—	1.5
SSTL15_I	8 mA	—	1.5
SSTL15_II	10 mA	—	1.5
Differential Interfaces			
LVDS	—	3.5 mA	1.8
SLVS	—	2.0 mA	—
SUBLVDSE	8 mA	—	1.8
SUBLVDSEH	8 mA	—	1.8
LVDSE	8 mA	—	2.5
HSUL12D	4 mA, 6 mA, 8 mA	—	1.2
HSTL15D_I	8 mA	—	1.5
SSTL15D_I	8 mA	—	1.5
SSTL15D_II	10 mA	—	1.5

Output Standard	Drive	DiffDrive	V _{CCIO}
SSTL135D_I	8 mA	—	1.35
SSTL135D_II	10 mA	—	1.35
LVTTTL33D	8 mA, 2 mA, 4 mA, 12 mA, 50RS	—	3.3
LVC MOS33D	8 mA, 2 mA, 4 mA, 12 mA, 50RS	—	3.3
LVC MOS25D	8 mA, 2 mA, 4 mA, 12 mA, 50RS	—	2.5

Note: 50RS is an additional drive strength setting to mitigate reflection issues when driving unterminated open transmission line trace of 50 Ω. It is only offered for 3.3 V, 2.5 V, and 1.8 V LVC MOS outputs.

6.11. LOC

This attribute can be used to make pin assignments to the I/O ports in the design. This attribute is used only when the pin assignments are made in HDL source code.

6.12. DIN/DOUT

This attribute can be used when an I/O register needs to be assigned. Using DIN asserts an input register and using DOUT asserts an output register in the design. By default, the software will attempt to assign the I/O registers if applicable. Users can turn this OFF by using a synthesis attribute. These attributes can only be applied on registers.

Appendix A. sys/O Attribute Examples

IO_TYPE

VHDL:

```
ATTRIBUTE IO_TYPE: string;  
ATTRIBUTE IO_TYPE OF portA: SIGNAL IS "LVCMOS18";  
ATTRIBUTE IO_TYPE OF portB: SIGNAL IS "LVCMOS33";  
ATTRIBUTE IO_TYPE OF portC: SIGNAL IS "SSTL15_II";  
ATTRIBUTE IO_TYPE OF portD: SIGNAL IS "LVCMOS25";
```

Verilog

```
output [4:0] portA /* synthesis IO_TYPE="LVCMOS33" DRIVE="16" PULLMODE="UP" SLE-  
WRATE="FAST"*/;
```

OPENDRAIN

VHDL:

```
ATTRIBUTE OPENDRAIN: string;  
ATTRIBUTE OPENDRAIN OF q_lvttl33_17: SIGNAL IS "ON";
```

Verilog:

```
output [4:0] portA /* synthesis attribute OPENDRAIN of q_lvttl33_17 is ON */;
```

DRIVE

VHDL:

```
ATTRIBUTE DRIVE: string;  
ATTRIBUTE DRIVE OF portD: SIGNAL IS "8";
```

Verilog:

```
output [4:0] portA /* synthesis DRIVE = "8" */;
```

DIFFDRIVE

VHDL:

```
ATTRIBUTE DIFFDRIVE: string;  
ATTRIBUTE DIFFDRIVE OF portF: SIGNAL IS "3.5";
```

Verilog:

```
output [4:0] portF/* synthesis IO_TYPE="LVDS" DIFFDRIVE="3.5" */;
```

TERMINATION

VHDL:

```
ATTRIBUTE TERMINATION: string;  
ATTRIBUTE TERMINATION OF portF: SIGNAL IS "50";
```

Verilog:

```
output [4:0] portA /* synthesis IO_TYPE="SSTL18_I" TERMINATION = "50"*/;
```

DIFFRESISTOR

VHDL:

```
ATTRIBUTE DIFFRESISTOR: string;  
ATTRIBUTE DIFFRESISTOR OF portF: SIGNAL IS "100";
```

Verilog:

```
output [4:0] portA /* synthesis IO_TYPE="LVDS" DIFFRESISTOR = "100"*/;
```

PULLMODE

VHDL:

```
ATTRIBUTE PULLMODE: string;  
ATTRIBUTE PULLMODE OF portF: SIGNAL IS "PULLUP";
```

Verilog:

```
output [4:0] portA /* synthesis IO_TYPE="LVCMOS33" PULLMODE = "PULLUP"*/;
```

SLEWRATE

VHDL:

```
ATTRIBUTE SLEWRATE: string;  
ATTRIBUTE SLEWRATE OF portF: SIGNAL IS "FAST";
```

Verilog:

```
output [4:0] portA /* synthesis IO_TYPE="LVCMOS33" SLEWRATE = "FAST"*/;
```

CLAMP

VHDL:

```
ATTRIBUTE CLAMP: string;  
ATTRIBUTE CLAMP OF portF: SIGNAL IS "ON";
```

Verilog:

```
output [4:0] portA /* synthesis IO_TYPE="LVCMOS33" CLAMP = "ON"*/;
```

HYSTERESIS

VHDL:

```
ATTRIBUTE HYSTERESIS: string;  
ATTRIBUTE HYSTERESIS OF portF: SIGNAL IS "ON";
```

Verilog:

```
output [4:0] portA /* synthesis IO_TYPE="LVCMOS25" HYSTERESIS = "ON"*/;
```

LOC

VHDL:

```
ATTRIBUTE LOC : string;  
ATTRIBUTE LOC OF output_vector : SIGNAL IS "H5";
```

Verilog:

```
Input rst /* synthesis LOC="H5" */ ;
```

VREF

To set User Vref Locate:

1. After opening the design project, choose **Tools > Device Constraint Editor**.
2. Select the **Global** tab at the bottom of the view.
3. Double click the cell beside **Vref Locate**. A dialog opens.
4. For each available site, click on the desired row and enter a unique name in the **VREF Name** field.

Syntax

```
ldc_create_vref -name <vref_name> -site <site_value>
```

where:

<vref_name> = string

<site_value> = already pre-filled by Radiant.

For more details regarding I/O type, see the sysIO Usage Guide for your target device family.

Example

This constraint assigns a custom site name TEST_SITE to the selected site.

```
ldc_create_vref -name TESTING_SITE 8
```

Appendix B. sysI/O Buffer Design Rules

- Only one V_{CCIO} level is allowed in a given bank. As such, all IO_TYPES of that bank should be compatible with the V_{CCIO} level.
- Banks at the top, left, and right side of device can only support single ended I/O.
- Bottom banks support differential inputs and outputs as well as single ended I/O.
- When an output is configured as an OPENDRAIN, the PULLMODE is set to NONE and the CLAMP setting is set to OFF.
- When an output is configured as an OPENDRAIN, it can be placed independent of V_{CCIO} .
- When a ratioed input buffer is placed in a bank with a different V_{CCIO} (mixed mode), the Pull mode options of Up are no longer available
 - The IO_TYPE attribute for a differential buffer can only be assigned to the TRUE pad. The Lattice Radiant® design tool automatically assigns the other I/O of the differential pair to the complementary pad.
- DIFFRESISTOR termination is available on all sysI/O pairs of bottom banks.
- If none of the pins are used for a given bank, the V_{CCIO} of the bank should be grounded except for the JTAG bank.

Appendix C. sysl/O Attributes using the Lattice Radiant Device Constraint Editor User Interface

sysl/O buffer attributes can be assigned using the Device Constraint Editor in the Lattice Radiant software. The Port Assignments Sheet lists all the ports in a design and all the available sysl/O attributes in multiple columns. Click on each of these cells for a list of all the valid I/O preferences for that port. Each column takes precedence over the next. Therefore, when you choose a particular IO_TYPE, the columns for the PULLMODE, DRIVE, SLEWRATE, and other attributes list only the valid entries for that IO_TYPE.


Pin locations can be locked by using the Pin column of the Port Tab Sheet or by using the Pin Tab Sheet. You can right-click on a cell and go to Assign Pins to see a list of available pins.

In Device Constraint Editor, go to Design > Constraint DRC to look for incorrect pin assignments.

All the preferences assigned using the Device Constraint Editor are written into the post synthesis constraint file (.pdc).

Figure C.1 shows the Port Sheet of Device Constraint Editor. For further information on how to use Device Constraint Editor, refer to the Lattice Radiant Help documentation, available in the Help menu option of the software.

Bottom View : LIFCL-40-CSBG/289



Name	Group By	Pin	BANK	IO_TYPE	CLAMP	DIFFDRIVE	DIFFRESISTOR	DRIVE	GLITCH/FILTER	HYSTeresis	OPENDRAIN	PULLMODE	SLEWRATE	TERMINATION	VREF
All Port	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
Input	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
Clock	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
axis_valid_i	N/A	(M4)	(6)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
clk_hs_en_i	N/A	(F6)	(7)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
d_hs_en_i	N/A	(H3)	(7)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
hs_rx_en_i	N/A	(L13)	(2)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
lp_en_i	N/A	(J3)	(6)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
lp_rx_en_i	N/A	(L12)	(2)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
pd_dphy_i[0]	N/A	(E6)	(7)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
pil_clkop_i[0]	N/A	(E11)	(1)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
pil_clkop_i[1]	N/A	(D7)	(7)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
pil_lock_i[0]	N/A	(E7)	(7)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
pil_lock_i[1]	N/A	(K16)	(2)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
reset_n_i	N/A	(G13)	(1)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
sp_en_i	N/A	(J5)	(6)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
sync_rst_i	N/A	(N2)	(6)	LVC MOS33(LVC MOS33)	ON(ON)	NA(NA)	OFF(OFF)	NA(...)	ON(ON)	ON(ON)	OFF(OFF)	DOWN(DOWN)	NA(NA)	OFF(OFF)	
Output	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
Bidi	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

Figure C.1. Port Tab of Device Constraint Editor

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

Revision History

Revision 1.2, November 2020

Section	Change Summary
Introduction	Added references to data sheets and removed some statements.
sysl/O Overview	Added this section.
sysl/O Banking Scheme	<ul style="list-style-type: none"> Updated introductory paragraph. Updated headings of sub-sections 3.2 and 3.3.
sysl/O Buffer Configurations	Updated Programmable Clamp section.
Software sysl/O Attributes	Deleted <i>Preference Editor</i> from DIN/DOUT description.
Appendix A. sysl/O Attribute Examples	<ul style="list-style-type: none"> Updated default of PULLMODE and CLAMP attributes. Updated values of TERMINATION attribute. Updated subheading to DRIVE STRENGTH.
—	Minor adjustments in formatting/style.

Revision 1.1, June 2020

Section	Change Summary
All	<ul style="list-style-type: none"> Updated document title to sysl/O Usage Guide for Nexus Platform. Added Nexus platform (which includes CrossLink-NX and Certus-NX) support.
sysl/O Banking Scheme	<ul style="list-style-type: none"> Updated note in Figure 3.1. Added the High Performance sysl/O Buffer Pairs (On Bottom Side) and Wide Range sysl/O Buffer Pair (On Top, Left/Right Sides) sections. Added references in Standby section.
sysl/O Buffer Configurations	Added the Soft MIPI D-PHY Support section.
Appendix A. sysl/O Attribute Examples	Added this section.
Appendix B. sysl/O Buffer Design Rules	Added this section.
Appendix C. sysl/O Attributes using the Lattice Radiant Device Constraint Editor User Interface	Added this section.

Revision 1.0, November 2019

Section	Change Summary
All	Initial release



www.latticesemi.com