Pinned Loading
-
primecam_gateware
primecam_gateware PublicCompiled design files for the Prime-Cam instrument's RFSoC based readout for kinetic inductance detectors
Jupyter Notebook 2
-
primecam_gateware_design
primecam_gateware_design PublicDesign files for prime-cam gateware, vivado project and simulink system generator ips
VHDL
-
modified_xps_library_and_base
modified_xps_library_and_base PublicContains the latest modifications to the casper xps base and library
Verilog 1
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.