Skip to content

ALU (Arithmetic and Logic Unit), Ripple carry adder, Half adder and full adder are designed using all 3 styles (structural, behavioral, dataflow) and tested by generating stimulus using testbench

Notifications You must be signed in to change notification settings

aesthet1c0der/Verilog-projects

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

17 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

VLSI-project

Required softwares: ModelSIM - intel FPGA starter edition, Notepad++.

ALU (Arithmetic and Logic Unit), Ripple carry adder, Half adder and full adder designed using all 3 styles (structural, behavioral, dataflow) and tested by generating stimulus using testbench

About

ALU (Arithmetic and Logic Unit), Ripple carry adder, Half adder and full adder are designed using all 3 styles (structural, behavioral, dataflow) and tested by generating stimulus using testbench

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published