akhan3 / async-fifo Public

Notifications You must be signed in to change notification settings
Fork 6
Star 16

Asynchronous FIFO for transferring data between two asynchronous clock domains

16 stars 6 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 5 Commits
rtl		rtl
sim		sim
Quartus RTL view.pdf		Quartus RTL view.pdf
README.md		README.md
top.png		top.png

Repository files navigation

async-fifo

Asynchronous FIFO for transferring data between two asynchronous clock domains

About

Asynchronous FIFO for transferring data between two asynchronous clock domains

fpga fifo clock-domain-crossing

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%