

Testbench

Tester DUT tester:tester top_dual_fifo:dut 1'h0 osc:osc_rclk fifo_full 1'h0 fifo_rrq fifo_rdata[15..0] 1'h1 enable rempty rdata[15..0] fifo_rdv wdata[15..0] period[31..0] arst_n phase_offset[31..0] 16'h0 fifo_wdata[15..0] wfull 1'h0 fifo_wdv osc:osc_wclk 1'h1 enable period[31..0] phase_offset[31..0]


top_dual_fifo



WRITE LOGIC



READ LOGIC



Dual-port block RAM

