




PAGE	Content
01	Block Diagram
02	FPGA Bank0, Bank1
03	FPGA Bank2, Bank3
04	FPGA Power, Config
05	DDR3 SDRAM
06	Flash, Clock, RST
07	Ethernet PHY
08	USB 2.0
09	Key, LED
10	RTC, EEPROM, BUZZER
11	VGA
12	Connectors GPIO
13	Power




				
Title				
SPARTAN-6 BANK0 & BANK1				
Size	Document Number			Rev
	AC616 开发板原理图			1.0
Date:	Wednesday, December 02, 2015	Sheet	2	of 10

Spartan 6 Bank 2 (Part 3 of 8)









Spartan 6 Bank 3 (Part 4 of 8)






ALINX Confidential

ALINX			
Title SPARTAN-6 BANK2 & BANK3			
Size	Document Number	Rev	
	AC616 开发板原理图	1.0	
Date:	Wednesday, December 02, 2015	Sheet	3 of 10





ALINX Confidential




ALINX Confidential

ALINX			
Title: DDR3			
Size:	Document Number: AC616 开发板原理图		Rev: 1.0
Date:	Tuesday, January 12, 2016		Sheet: 5 of 10



JTAG Connector




CLOCK

5 4 3 2 1

D

D

USER LED




C

C


B

B



A

A



USB Uart

