Add a board file for Upduino v3 #221
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
whitequark
reviewed
Apr 5, 2023
whitequark
reviewed
Apr 5, 2023
It has the same iCE40UP5k FPGA as the earlier Upduino versions but with an expanded GPIO connector and optional QSPI capability.
josuah
reviewed
May 10, 2023
|
Is this ready for merging? |
|
I am totally happy with the situation we had to begin with (it means not all pins reachable from the Amaranth connector, but those who are missing are dedicated to SPI anyway... for I/O with the external flash). Although, if the proposed change needs to happen, it would shift the position of the first pins of the connector, and all others with it. I leave it to @crzwdjk who did a better job than I did! |
|
I'm okay with this as-is, in that it works fine for my purposes, but I'm not an expert on amaranth board files. |
whitequark
approved these changes
May 23, 2023
|
Thanks! |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
It has the same iCE40UP5k FPGA as the earlier Upduino versions but with an expanded GPIO connector and optional QSPI capability.