-
Notifications
You must be signed in to change notification settings - Fork 833
/
ad9081.c
4122 lines (3448 loc) · 103 KB
/
ad9081.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// SPDX-License-Identifier: GPL-2.0
/*
* Driver for AD9081 and similar mixed signal front end (MxFE®)
*
* Copyright 2019-2020 Analog Devices Inc.
*/
//#define DEBUG
#include <linux/debugfs.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <linux/err.h>
#include <linux/gpio/consumer.h>
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/slab.h>
#include <linux/spi/spi.h>
#include <linux/clk-provider.h>
#include <linux/clk.h>
#include <linux/clkdev.h>
#include <linux/iio/events.h>
#include <linux/iio/iio.h>
#include <linux/iio/sysfs.h>
#include <linux/uaccess.h>
#define JESD204_OF_PREFIX "adi,"
#include <linux/jesd204/jesd204.h>
#include <linux/jesd204/jesd204-of.h>
#include "ad9081/adi_ad9081.h"
#include "ad9081/adi_ad9081_hal.h"
#include "cf_axi_adc.h"
#include <dt-bindings/iio/adc/adi,ad9081.h>
#define CHIPID_AD9081 0x9081
#define CHIPID_AD9082 0x9082
#define CHIPID_MASK 0xFFFF
#define ID_DUAL BIT(31)
#define MAX_NUM_MAIN_DATAPATHS 4
#define MAX_NUM_CHANNELIZER 8
#define for_each_cddc(bit, mask) \
for ((bit) = 0; (bit) < MAX_NUM_MAIN_DATAPATHS; (bit)++) \
if ((mask) & BIT(bit))
#define for_each_fddc(bit, mask) \
for ((bit) = 0; (bit) < MAX_NUM_CHANNELIZER; (bit)++) \
if ((mask) & BIT(bit))
enum { CDDC_NCO_FREQ,
FDDC_NCO_FREQ,
CDDC_NCO_FREQ_AVAIL,
FDDC_NCO_FREQ_AVAIL,
CDDC_NCO_PHASE,
FDDC_NCO_PHASE,
FDDC_NCO_GAIN,
CDDC_6DB_GAIN,
FDDC_6DB_GAIN,
DAC_MAIN_TEST_TONE_EN,
DAC_CHAN_TEST_TONE_EN,
DAC_MAIN_TEST_TONE_OFFSET,
DAC_CHAN_TEST_TONE_OFFSET,
TRX_CONVERTER_RATE,
TRX_ENABLE,
CDDC_FFH_HOPF_SET,
};
enum {
AD9081_LOOPBACK_MODE,
AD9081_ADC_CLK_PWDN,
AD9081_MCS,
AD9081_DAC_FFH_FREQ_SET,
AD9081_DAC_FFH_INDEX_SET,
AD9081_DAC_FFH_MODE_SET,
};
struct ad9081_jesd204_priv {
struct ad9081_phy *phy;
};
struct ad9081_jesd_link {
adi_cms_jesd_param_t jesd_param;
struct jesd204_link jesd204_link;
u32 jrx_tpl_phase_adjust;
u8 logiclane_mapping[8];
u8 link_converter_select[16];
unsigned long lane_rate_kbps;
unsigned long lane_cal_rate_kbps;
};
enum ad9081_clocks {
RX_SAMPL_CLK,
TX_SAMPL_CLK,
NUM_AD9081_CLKS,
};
struct ad9081_clock {
struct clk_hw hw;
struct spi_device *spi;
struct ad9081_phy *phy;
unsigned long rate;
enum ad9081_clocks source;
};
#define to_clk_priv(_hw) container_of(_hw, struct ad9081_clock, hw)
struct dac_settings_cache {
u16 chan_gain[MAX_NUM_CHANNELIZER];
u16 main_test_tone_offset[MAX_NUM_CHANNELIZER];
u16 chan_test_tone_offset[MAX_NUM_CHANNELIZER];
s32 main_phase[MAX_NUM_CHANNELIZER];
s32 chan_phase[MAX_NUM_CHANNELIZER];
u8 main_test_tone_en[MAX_NUM_CHANNELIZER];
u8 chan_test_tone_en[MAX_NUM_CHANNELIZER];
u8 enable[MAX_NUM_CHANNELIZER];
};
struct device_settings_cache {
u8 loopback_mode;
u8 adc_clk_pwdn;
};
struct ad9081_debugfs_entry {
struct iio_dev *indio_dev;
const char *propname;
void *out_value;
u32 val;
u8 size;
u8 cmd;
};
struct ad9081_phy {
struct spi_device *spi;
struct jesd204_dev *jdev;
adi_ad9081_device_t ad9081;
struct axiadc_chip_info chip_info;
struct clk *dev_clk;
struct bin_attribute bin;
struct gpio_desc *rx1_en_gpio;
struct gpio_desc *rx2_en_gpio;
struct gpio_desc *tx1_en_gpio;
struct gpio_desc *tx2_en_gpio;
struct clk *clks[NUM_AD9081_CLKS];
struct ad9081_clock clk_priv[NUM_AD9081_CLKS];
struct clk_onecell_data clk_data;
struct delayed_work dwork;
u32 mcs_cached_val;
u32 multidevice_instance_count;
u32 lmfc_delay;
u32 nco_sync_ms_extra_lmfc_num;
bool config_sync_01_swapped;
bool config_sync_0a_cmos_en;
bool jrx_link_watchdog_en;
struct device_settings_cache device_cache;
u64 dac_frequency_hz;
s64 tx_main_shift[MAX_NUM_MAIN_DATAPATHS];
s64 tx_chan_shift[MAX_NUM_CHANNELIZER];
u32 tx_dac_fsc[MAX_NUM_MAIN_DATAPATHS];
u32 tx_main_interp;
u32 tx_chan_interp;
u8 tx_dac_chan_xbar[MAX_NUM_MAIN_DATAPATHS];
u8 tx_main_ffh_select[MAX_NUM_MAIN_DATAPATHS];
u8 ffh_hopf_index;
u8 ffh_hopf_mode;
s64 ffh_hopf_vals[32];
struct dac_settings_cache dac_cache;
struct ad9081_jesd_link jesd_tx_link;
u32 adc_main_decimation[MAX_NUM_MAIN_DATAPATHS];
u32 adc_chan_decimation[MAX_NUM_CHANNELIZER];
u32 adc_dcm;
u64 adc_frequency_hz;
s64 rx_fddc_shift[MAX_NUM_CHANNELIZER];
s64 rx_cddc_shift[MAX_NUM_MAIN_DATAPATHS];
s32 rx_fddc_phase[MAX_NUM_CHANNELIZER];
s32 rx_cddc_phase[MAX_NUM_MAIN_DATAPATHS];
u32 rx_nyquist_zone;
u8 rx_cddc_c2r[MAX_NUM_MAIN_DATAPATHS];
u8 rx_cddc_gain_6db_en[MAX_NUM_MAIN_DATAPATHS];
u8 rx_fddc_gain_6db_en[MAX_NUM_CHANNELIZER];
u8 rx_fddc_c2r[MAX_NUM_CHANNELIZER];
u8 rx_fddc_dcm[MAX_NUM_CHANNELIZER];
u8 rx_cddc_dcm[MAX_NUM_MAIN_DATAPATHS];
u8 rx_fddc_mxr_if[MAX_NUM_CHANNELIZER];
u8 rx_fddc_select;
u8 rx_cddc_select;
adi_cms_chip_id_t chip_id;
struct ad9081_jesd_link jesd_rx_link[2];
short coeffs_i[196];
short coeffs_q[196];
char rx_chan_labels[MAX_NUM_CHANNELIZER][32];
char tx_chan_labels[MAX_NUM_CHANNELIZER][32];
struct ad9081_debugfs_entry debugfs_entry[10];
u32 ad9081_debugfs_entry_index;
};
static int ad9081_nco_sync_master_slave(struct ad9081_phy *phy, bool master)
{
int ret;
ret = adi_ad9081_device_nco_sync_pre(&phy->ad9081);
if (ret != 0)
return ret;
/* trigger_src 0: sysref, 1: lmfc rising edge, 2: lmfc falling edge */
return adi_ad9081_adc_nco_master_slave_sync(&phy->ad9081,
master,
1, /* trigger_src */
0, /* gpio_index */
phy->nco_sync_ms_extra_lmfc_num);
}
int32_t ad9081_jesd_tx_link_dig_reset(adi_ad9081_device_t *device,
uint8_t reset)
{
int32_t err;
AD9081_NULL_POINTER_RETURN(device);
AD9081_INVALID_PARAM_RETURN(reset > 1);
err = adi_ad9081_hal_bf_set(device, REG_FORCE_LINK_RESET_REG_ADDR,
BF_FORCE_LINK_DIGITAL_RESET_INFO,
reset); /* not paged */
AD9081_ERROR_RETURN(err);
return API_CMS_ERROR_OK;
}
int32_t ad9081_log_write(void *user_data, int32_t log_type, const char *message,
va_list argp)
{
struct axiadc_converter *conv = user_data;
char logMessage[160];
vsnprintf(logMessage, sizeof(logMessage), message, argp);
switch (log_type) {
case ADI_CMS_LOG_NONE:
break;
case ADI_CMS_LOG_MSG:
dev_dbg(&conv->spi->dev, "%s", logMessage);
break;
case ADI_CMS_LOG_WARN:
dev_warn(&conv->spi->dev, "%s", logMessage);
break;
case ADI_CMS_LOG_ERR:
dev_err(&conv->spi->dev, "%s", logMessage);
break;
case ADI_CMS_LOG_SPI:
break;
case ADI_CMS_LOG_API:
dev_dbg(&conv->spi->dev, "%s", logMessage);
break;
case ADI_CMS_LOG_ALL:
printk(logMessage);
break;
}
return 0;
}
static int ad9081_udelay(void *user_data, unsigned int us)
{
usleep_range(us, (us * 110) / 100);
return 0;
}
static int ad9081_spi_xfer(void *user_data, uint8_t *wbuf, uint8_t *rbuf,
uint32_t len)
{
struct axiadc_converter *conv = user_data;
struct spi_transfer t = {
.tx_buf = wbuf,
.rx_buf = rbuf,
.len = len & 0xFFFF,
};
if (conv->spi->mode & SPI_LSB_FIRST) {
int ret, i;
u8 tx[64], rx[64];
struct spi_transfer t = {
.tx_buf = tx,
.rx_buf = rx,
.len = len & 0xFFFF,
};
len &= 0xFFFF;
if (len > sizeof(tx))
return -EIO;
tx[0] = wbuf[1];
tx[1] = wbuf[0];
for (i = 2; i < len; i++)
tx[i] = wbuf[len - i + 1];
ret = spi_sync_transfer(conv->spi, &t, 1);
for (i = 2; i < len; i++)
rbuf[i] = rx[len - i + 1];
return ret;
}
return spi_sync_transfer(conv->spi, &t, 1);
}
int32_t ad9081_reset_pin_ctrl(void *user_data, uint8_t enable)
{
struct axiadc_converter *conv = user_data;
if (conv->reset_gpio)
return gpiod_direction_output(conv->reset_gpio, enable);
return 0;
}
static int ad9081_reg_access(struct iio_dev *indio_dev, unsigned int reg,
unsigned int writeval, unsigned int *readval)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
struct ad9081_phy *phy = conv->phy;
u8 val;
int ret;
if (reg & 0x40000000) { /* CBUS Access */
if (readval == NULL)
return adi_ad9081_device_cbusjrx_register_set(&phy->ad9081,
reg & 0xFF, writeval, (reg >> 8) & 0x7);
ret = adi_ad9081_device_cbusjrx_register_get(&phy->ad9081,
reg & 0xFF, &val, (reg >> 8) & 0x7);
if (ret < 0)
return ret;
} else {
if (readval == NULL)
return adi_ad9081_hal_reg_set(&phy->ad9081, reg & 0x3FFF, writeval);
ret = adi_ad9081_hal_reg_get(&phy->ad9081, reg & 0x3FFF, &val);
if (ret < 0)
return ret;
}
*readval = val;
return 0;
}
#define AD9081_MAX_CLK_NAME 79
static char *ad9081_clk_set_dev_name(struct ad9081_phy *phy, char *dest,
const char *name)
{
size_t len = 0;
if (name == NULL)
return NULL;
if (*name == '-')
len = strlcpy(dest, dev_name(&phy->spi->dev),
AD9081_MAX_CLK_NAME);
else
*dest = '\0';
return strncat(dest, name, AD9081_MAX_CLK_NAME - len);
}
static unsigned long ad9081_bb_recalc_rate(struct clk_hw *hw,
unsigned long parent_rate)
{
struct ad9081_clock *clk_priv = to_clk_priv(hw);
return clk_priv->rate;
}
static int ad9081_bb_set_rate(struct clk_hw *hw, unsigned long rate,
unsigned long parent_rate)
{
struct ad9081_clock *clk_priv = to_clk_priv(hw);
clk_priv->rate = rate;
return 0;
}
static long ad9081_bb_round_rate(struct clk_hw *hw, unsigned long rate,
unsigned long *prate)
{
struct ad9081_clock *clk_priv = to_clk_priv(hw);
dev_dbg(&clk_priv->spi->dev, "%s: Rate %lu Hz", __func__, rate);
return rate;
}
static int ad9081_bb_determine_rate(struct clk_hw *hw,
struct clk_rate_request *req)
{
return 0;
}
static const struct clk_ops bb_clk_ops = {
.round_rate = ad9081_bb_round_rate,
.determine_rate = ad9081_bb_determine_rate,
.set_rate = ad9081_bb_set_rate,
.recalc_rate = ad9081_bb_recalc_rate,
};
static int ad9081_clk_register(struct ad9081_phy *phy, const char *name,
const char *parent_name,
const char *parent_name2, unsigned long flags,
u32 source)
{
struct ad9081_clock *clk_priv = &phy->clk_priv[source];
struct clk_init_data init;
struct clk *clk;
char c_name[AD9081_MAX_CLK_NAME + 1],
p_name[2][AD9081_MAX_CLK_NAME + 1];
const char *_parent_name[2];
/* struct ad9081_clock assignments */
clk_priv->source = source;
clk_priv->hw.init = &init;
clk_priv->spi = phy->spi;
clk_priv->phy = phy;
_parent_name[0] = ad9081_clk_set_dev_name(phy, p_name[0], parent_name);
_parent_name[1] = ad9081_clk_set_dev_name(phy, p_name[1], parent_name2);
init.name = ad9081_clk_set_dev_name(phy, c_name, name);
init.flags = flags;
init.parent_names = &_parent_name[0];
init.num_parents = _parent_name[1] ? 2 : _parent_name[0] ? 1 : 0;
switch (source) {
case RX_SAMPL_CLK:
init.ops = &bb_clk_ops;
break;
case TX_SAMPL_CLK:
init.ops = &bb_clk_ops;
break;
default:
return -EINVAL;
}
clk = devm_clk_register(&phy->spi->dev, &clk_priv->hw);
phy->clks[source] = clk;
return 0;
}
#if 0
static unsigned int ad9081_pnsel_to_testmode(enum adc_pn_sel sel)
{
switch (sel) {
case ADC_PN9:
return AD9081_TESTMODE_PN9_SEQ;
case ADC_PN23A:
return AD9081_TESTMODE_PN23_SEQ;
default:
return AD9081_TESTMODE_OFF;
}
}
static int ad9081_testmode_set(struct iio_dev *indio_dev, unsigned int chan,
unsigned int mode)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
struct ad9081_phy *phy = conv->phy;
int ret;
ad9081_adc_set_channel_select(&phy->ad9081, BIT(chan & 1));
/* FIXME: Add support for DDC testmodes */
ret = ad9081_spi_write(conv->spi, AD9081_REG_TEST_MODE, mode);
conv->testmode[chan] = mode;
ad9081_adc_set_channel_select(&phy->ad9081, AD9081_ADC_CH_ALL);
return ret;
}
static int ad9081_set_pnsel(struct iio_dev *indio_dev, unsigned int chan,
enum adc_pn_sel sel)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
unsigned int mode = ad9081_pnsel_to_testmode(sel);
unsigned int output_mode;
int ret;
output_mode = conv->adc_output_mode;
if (mode != AD9081_TESTMODE_OFF)
output_mode &= ~AD9081_OUTPUT_MODE_TWOS_COMPLEMENT;
ret = ad9081_spi_write(conv->spi, AD9081_REG_OUTPUT_MODE, output_mode);
if (ret < 0)
return ret;
return ad9081_testmode_set(indio_dev, chan, mode);
}
static int ad9081_read_thresh(struct iio_dev *indio_dev,
const struct iio_chan_spec *chan, enum iio_event_type type,
enum iio_event_direction dir, enum iio_event_info info, int *val,
int *val2)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
struct spi_device *spi = conv->spi;
u16 low, high;
mutex_lock(&indio_dev->mlock);
low = (ad9081_spi_read(spi, AD9081_FD_LT_MSB_REG) << 8) |
ad9081_spi_read(spi, AD9081_FD_LT_LSB_REG);
high = (ad9081_spi_read(spi, AD9081_FD_UT_MSB_REG) << 8) |
ad9081_spi_read(spi, AD9081_FD_UT_LSB_REG);
mutex_unlock(&indio_dev->mlock);
switch (info) {
case IIO_EV_INFO_HYSTERESIS:
*val = high - low;
break;
case IIO_EV_INFO_VALUE:
*val = high;
break;
default:
return -EINVAL;
}
return IIO_VAL_INT;
}
static int ad9081_read_thresh_en(struct iio_dev *indio_dev,
const struct iio_chan_spec *chan, enum iio_event_type type,
enum iio_event_direction dir)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
struct spi_device *spi = conv->spi;
int ret;
ret = ad9081_spi_read(spi, AD9081_CHIP_PIN_CTRL1_REG);
if (ret < 0)
return ret;
else
return !(ret & AD9081_CHIP_PIN_CTRL_MASK(chan->channel));
}
static int ad9081_write_thresh(struct iio_dev *indio_dev,
const struct iio_chan_spec *chan, enum iio_event_type type,
enum iio_event_direction dir, enum iio_event_info info, int val,
int val2)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
struct spi_device *spi = conv->spi;
int ret = 0;
int low, high;
mutex_lock(&indio_dev->mlock);
high = (ad9081_spi_read(spi, AD9081_FD_UT_MSB_REG) << 8) |
ad9081_spi_read(spi, AD9081_FD_UT_LSB_REG);
switch (info) {
case IIO_EV_INFO_HYSTERESIS:
if (val < 0) {
ret = -EINVAL;
goto unlock;
}
low = high - val;
break;
case IIO_EV_INFO_VALUE:
if (val > 0x7FF) {
ret = -EINVAL;
goto unlock;
}
ad9081_spi_write(spi, AD9081_FD_UT_MSB_REG, val >> 8);
ad9081_spi_write(spi, AD9081_FD_UT_LSB_REG, val & 0xFF);
/* Calculate the new lower threshold limit */
low = (ad9081_spi_read(spi, AD9081_FD_LT_MSB_REG) << 8) |
ad9081_spi_read(spi, AD9081_FD_LT_LSB_REG);
low = val - high + low;
break;
default:
ret = -EINVAL;
goto unlock;
}
if (low < 0)
low = 0;
ad9081_spi_write(spi, AD9081_FD_LT_MSB_REG, low >> 8);
ad9081_spi_write(spi, AD9081_FD_LT_LSB_REG, low & 0xFF);
unlock:
mutex_unlock(&indio_dev->mlock);
return ret;
}
static int ad9081_write_thresh_en(struct iio_dev *indio_dev,
const struct iio_chan_spec *chan, enum iio_event_type type,
enum iio_event_direction dir, int state)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
struct spi_device *spi = conv->spi;
int ret;
mutex_lock(&indio_dev->mlock);
ret = ad9081_spi_read(spi, AD9081_CHIP_PIN_CTRL1_REG);
if (ret < 0)
goto err_unlock;
if (state)
ret &= ~AD9081_CHIP_PIN_CTRL_MASK(chan->channel);
else
ret |= AD9081_CHIP_PIN_CTRL_MASK(chan->channel);
ret = ad9081_spi_write(spi, AD9081_CHIP_PIN_CTRL1_REG, ret);
err_unlock:
mutex_unlock(&indio_dev->mlock);
return ret;
}
#endif
static irqreturn_t ad9081_event_handler(struct axiadc_converter *conv,
unsigned int chn)
{
u64 event = IIO_UNMOD_EVENT_CODE(IIO_VOLTAGE, chn,
IIO_EV_TYPE_THRESH, IIO_EV_DIR_RISING);
s64 timestamp = iio_get_time_ns(conv->indio_dev);
if (conv->indio_dev)
iio_push_event(conv->indio_dev, event, timestamp);
return IRQ_HANDLED;
}
static irqreturn_t ad9081_fdA_handler(int irq, void *private)
{
return ad9081_event_handler(private, 0);
}
static irqreturn_t ad9081_fdB_handler(int irq, void *private)
{
return ad9081_event_handler(private, 1);
}
static int ad9081_testmode_read(struct iio_dev *indio_dev,
const struct iio_chan_spec *chan)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
return conv->testmode[chan->channel];
}
static int ad9081_testmode_write(struct iio_dev *indio_dev,
const struct iio_chan_spec *chan,
unsigned int item)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
struct ad9081_phy *phy = conv->phy;
int ret;
mutex_lock(&indio_dev->mlock);
ret = adi_ad9081_adc_test_mode_config_set(&phy->ad9081, item, item,
AD9081_LINK_ALL);
if (!ret)
conv->testmode[chan->channel] = item;
mutex_unlock(&indio_dev->mlock);
return ret;
}
static const char *const ad9081_adc_testmodes[] = {
[AD9081_TMODE_OFF] = "off",
[AD9081_TMODE_MIDSCALE] = "midscale_short",
[AD9081_TMODE_POS_FULL] = "pos_fullscale",
[AD9081_TMODE_NEG_FULL] = "neg_fullscale",
[AD9081_TMODE_ALT_CHECKER] = "checkerboard",
[AD9081_TMODE_PN9] = "pn9",
[AD9081_TMODE_PN23] = "pn23",
[AD9081_TMODE_1_0_TOGG] = "one_zero_toggle",
[AD9081_TMODE_USER_PAT] = "user",
[AD9081_TMODE_PN7] = "pn7",
[AD9081_TMODE_PN15] = "pn15",
[AD9081_TMODE_PN31] = "pn31",
[AD9081_TMODE_RAMP] = "ramp",
};
static const char *const ad9081_jesd_testmodes[] = {
[AD9081_JESD_TX_TEST_MODE_DISABLED] = "off",
[AD9081_JESD_TX_TEST_MODE_CHECKER_BOARD] = "checkerboard",
[AD9081_JESD_TX_TEST_MODE_WORD_TOGGLE] = "word_toggle",
[AD9081_JESD_TX_TEST_MODE_PN31] = "pn31",
[AD9081_JESD_TX_TEST_MODE_PN15] = "pn15",
[AD9081_JESD_TX_TEST_MODE_PN7] = "pn7",
[AD9081_JESD_TX_TEST_MODE_RAMP] = "ramp",
[AD9081_JESD_TX_TEST_MODE_USER_REPEAT] = "user_repeat",
[AD9081_JESD_TX_TEST_MODE_USER_SINGLE] = "user_single",
};
static const struct iio_enum ad9081_testmode_enum = {
.items = ad9081_adc_testmodes,
.num_items = ARRAY_SIZE(ad9081_adc_testmodes),
.set = ad9081_testmode_write,
.get = ad9081_testmode_read,
};
static int ad9081_nyquist_zone_read(struct iio_dev *indio_dev,
const struct iio_chan_spec *chan)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
struct ad9081_phy *phy = conv->phy;
return phy->rx_nyquist_zone;
}
static int ad9081_nyquist_zone_write(struct iio_dev *indio_dev,
const struct iio_chan_spec *chan,
unsigned int item)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
struct ad9081_phy *phy = conv->phy;
int ret;
mutex_lock(&indio_dev->mlock);
ret = adi_ad9081_adc_nyquist_zone_set(&phy->ad9081, item);
if (ret != 0)
return ret;
if (!ret)
phy->rx_nyquist_zone = item;
mutex_unlock(&indio_dev->mlock);
return ret;
}
static const char *const ad9081_adc_nyquist_zones[] = {
[AD9081_ADC_NYQUIST_ZONE_ODD] = "odd",
[AD9081_ADC_NYQUIST_ZONE_EVEN] = "even",
};
static const struct iio_enum ad9081_nyquist_zone_enum = {
.items = ad9081_adc_nyquist_zones,
.num_items = ARRAY_SIZE(ad9081_adc_nyquist_zones),
.set = ad9081_nyquist_zone_write,
.get = ad9081_nyquist_zone_read,
};
int ad9081_iio_val_to_str(char *buf, u32 max, int val)
{
int vals[2];
vals[0] = val;
vals[1] = max;
return iio_format_value(buf, IIO_VAL_FRACTIONAL, 2, vals);
}
int ad9081_iio_str_to_val(const char *str, int min, int max, int *val)
{
int ret, integer, fract;
ret = iio_str_to_fixpoint(str, 100000, &integer, &fract);
*val = DIV_ROUND_CLOSEST(
max * (integer * 1000 + DIV_ROUND_CLOSEST(fract, 1000)), 1000);
*val = clamp(*val, min, max);
return ret;
}
static void ad9081_iiochan_to_fddc_cddc(struct ad9081_phy *phy,
const struct iio_chan_spec *chan, u8 *fddc_num, u8 *fddc_mask,
u8 *cddc_num, u8 *cddc_mask)
{
if (chan->output) {
u8 mask = 0;
int i;
*fddc_num = chan->channel;
*fddc_mask = BIT(chan->channel) & AD9081_DAC_CH_ALL;
for (i = 0; i < ARRAY_SIZE(phy->tx_dac_chan_xbar); i++)
if (phy->tx_dac_chan_xbar[i] & BIT(chan->channel)) {
mask |= BIT(i);
*cddc_num = i;
}
*cddc_mask = mask;
} else {
*fddc_num = phy->jesd_rx_link[0].link_converter_select[chan->address] / 2;
*fddc_mask = BIT(*fddc_num) & AD9081_ADC_FDDC_ALL;
adi_ad9081_adc_xbar_find_cddc(&phy->ad9081, *fddc_mask , cddc_mask);
*cddc_num = ilog2(*cddc_mask & AD9081_ADC_CDDC_ALL);
}
}
static ssize_t ad9081_ext_info_read(struct iio_dev *indio_dev,
uintptr_t private,
const struct iio_chan_spec *chan, char *buf)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
struct ad9081_phy *phy = conv->phy;
long long val;
u64 range;
u8 cddc_num, cddc_mask, fddc_num, fddc_mask;
int i, ret = -EINVAL;
mutex_lock(&indio_dev->mlock);
ad9081_iiochan_to_fddc_cddc(phy, chan, &fddc_num,
&fddc_mask, &cddc_num, &cddc_mask);
switch (private) {
case CDDC_NCO_FREQ:
if (chan->output) {
for_each_cddc(i, cddc_mask) {
val = phy->tx_main_shift[i];
ret = 0;
break;
}
} else {
val = phy->rx_cddc_shift[cddc_num];
ret = 0;
}
break;
case FDDC_NCO_FREQ:
if (chan->output) {
val = phy->tx_chan_shift[chan->channel];
ret = 0;
} else {
val = phy->rx_fddc_shift[fddc_num];
ret = 0;
}
break;
case CDDC_NCO_FREQ_AVAIL:
if (chan->output) {
if (phy->tx_main_interp == 1 || phy->tx_chan_interp == 1)
range = 0; /* full bw mode */
else
range = DIV_ROUND_CLOSEST_ULL(phy->dac_frequency_hz, 2);
} else {
if (phy->adc_dcm == 1)
range = 0; /* full bw mode */
else
range = DIV_ROUND_CLOSEST_ULL(phy->adc_frequency_hz, 2);
}
mutex_unlock(&indio_dev->mlock);
return sprintf(buf, "[%lld 1 %lld]\n", -1 * range, range);
case FDDC_NCO_FREQ_AVAIL:
if (chan->output) {
if (phy->tx_chan_interp == 1)
range = 0; /* full bw mode */
else
range = DIV_ROUND_CLOSEST_ULL(phy->dac_frequency_hz,
phy->tx_main_interp * 2);
} else {
if (phy->adc_dcm == 1 || phy->adc_chan_decimation[fddc_num] == 1)
range = 0; /* full bw mode */
else
range = DIV_ROUND_CLOSEST_ULL(phy->adc_frequency_hz,
phy->adc_main_decimation[cddc_num] * 2);
}
mutex_unlock(&indio_dev->mlock);
return sprintf(buf, "[%lld 1 %lld]\n", -1 * range, range);
case CDDC_NCO_PHASE:
if (chan->output) {
for_each_cddc(i, cddc_mask) {
val = phy->dac_cache.main_phase[i];
ret = 0;
break;
}
} else {
val = phy->rx_cddc_phase[cddc_num];
ret = 0;
}
break;
case FDDC_NCO_PHASE:
if (chan->output) {
val = phy->dac_cache.chan_phase[chan->channel];
ret = 0;
} else {
val = phy->rx_fddc_phase[fddc_num];
ret = 0;
}
break;
case FDDC_NCO_GAIN:
val = phy->dac_cache.chan_gain[chan->channel];
mutex_unlock(&indio_dev->mlock);
return ad9081_iio_val_to_str(buf, 0xFFF, val);
case CDDC_6DB_GAIN:
val = phy->rx_cddc_gain_6db_en[cddc_num];
ret = 0;
break;
case FDDC_6DB_GAIN:
val = phy->rx_fddc_gain_6db_en[fddc_num];
ret = 0;
break;
case DAC_MAIN_TEST_TONE_EN:
val = phy->dac_cache.main_test_tone_en[chan->channel];
ret = 0;
break;
case DAC_CHAN_TEST_TONE_EN:
val = phy->dac_cache.chan_test_tone_en[chan->channel];
ret = 0;
break;
case DAC_MAIN_TEST_TONE_OFFSET:
val = phy->dac_cache.main_test_tone_offset[chan->channel];
mutex_unlock(&indio_dev->mlock);
return ad9081_iio_val_to_str(buf, 0x7FFF, val);
case DAC_CHAN_TEST_TONE_OFFSET:
val = phy->dac_cache.chan_test_tone_offset[chan->channel];
mutex_unlock(&indio_dev->mlock);
return ad9081_iio_val_to_str(buf, 0x7FFF, val);
case TRX_CONVERTER_RATE:
if (chan->output)
val = phy->ad9081.dev_info.dac_freq_hz;
else
val = phy->ad9081.dev_info.adc_freq_hz;
ret = 0;
break;
case CDDC_FFH_HOPF_SET:
if (chan->output) {
for_each_cddc(i, cddc_mask) {
val = phy->tx_main_ffh_select[i];
ret = 0;
goto out_unlock;
}
}
/* fall-through */
default:
ret = -EINVAL;
}
out_unlock:
mutex_unlock(&indio_dev->mlock);
if (ret == 0)
ret = sprintf(buf, "%lld\n", val);
return ret;
}
static ssize_t ad9081_ext_info_write(struct iio_dev *indio_dev,
uintptr_t private,
const struct iio_chan_spec *chan,
const char *buf, size_t len)
{
struct axiadc_converter *conv = iio_device_get_drvdata(indio_dev);
struct ad9081_phy *phy = conv->phy;
long long readin;
bool enable;
int i, ret, readin_32;
u8 cddc_num, cddc_mask, fddc_num, fddc_mask;
s16 val16;
s64 val64;
mutex_lock(&indio_dev->mlock);
ad9081_iiochan_to_fddc_cddc(phy, chan, &fddc_num,
&fddc_mask, &cddc_num, &cddc_mask);
switch (private) {
case CDDC_NCO_FREQ:
ret = kstrtoll(buf, 10, &readin);