

ADI Confidential

Multimodal Sensor Front End

ADPD4100/ADPD4101

FEATURES

Multimodal analog front end

8 input channels with multiple operation modes to accommodate many different sensor measurements, including but not limited to PPG, ECG, EDA, impedance, capacitance, temperature, gas detection, smoke detection, aerosol detection measurements, for various healthcare, industrial and consumer applications

Dual channel processing with simultaneous sampling 12 programmable time slots for synchronized sensor measurements

Flexible input multiplexing to support differential and single-ended sensor measurements
8 LED drivers, 4 of which can be driven simultaneously
Flexible sampling rate from 0.004 Hz to 9 kHz using internal oscillators

On-chip digital filtering
SNR of transmit and receive signal chain: 100 dB
Ambient light rejection: 60 dB up to 1 kHz
400 mA total LED drive current
Total system power dissipation: 30 µW (combined LED and
AFE power), continuous PPG measurement at 75 dB SNR,
25 Hz ODR, 100 nA/mA CTR
SPI and I²C communications supported

APPLICATIONS

512-byte FIFO

Wearable health and fitness monitors: heart rate monitors (HRMs), heart rate variability (HRV), stress, blood pressure estimation, SpO2, hydration, body composition Industrial monitoring: CO, CO2, smoke, and aerosol detection Home patient monitoring GENERAL DESCRIPTION

The ADPD4100/ADPD4101 operate as a complete multimodal sensor front end, stimulating up to eight LEDs and measuring

the return signal on up to eight separate current inputs. Twelve time slots are available, enabling 12 separate measurements per sampling period.

The data output and functional configuration utilize an I^2C interface on the ADPD4101 or a serial port interface (SPI) on the ADPD4100. The control circuitry includes flexible LED signaling and synchronous detection. The devices use a 1.8 V analog core and 1.8 V/3.3 V compatible digital input/output (I/O).

The analog front end (AFE) rejects signal offsets and corruption from asynchronous modulated interference, typically from ambient light, eliminating the need for optical filters or externally controlled dc cancellation circuitry. Multiple operating modes are provided, enabling the ADPD4100/ADPD4101 to be a sensor hub for synchronous measurements of photodiodes, biopotential electrodes, resistance, capacitance, and temperature sensors.

The ADPD4100/ADPD4101 are available in a 3.11 mm \times 2.14 mm, 0.4 mm pitch, 33-ball WLCSP and 35-ball WLCSP.

Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram of ADPD4100/ADPD4101

ADI Confidential

ADPD4100/ADPD4101

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagram	2
revision history	4
Specifications	5
Temperature and Power Specifications	5
Performance Specifications	5
Digital Specifications	7
Timing Specifications	8
Absolute Maximum Ratings	10
Thermal Resistance	10
Recommended Soldering Profile	10
ESD Caution	10
Pin Configurations and Function Descriptions	11
Typical Performance Characteristics	14
Theory of Operation	16
Introduction	16
Analog Signal Path	16
LED Drivers	17
Determining C _{VLED}	18
Datapath, Decimation, Subsampling, and FIFO	18
Clocking	20
Time Stamp Operation	
Low Frequency Oscillator Calibration	22
High Frequency Oscillator Calibration	22

Time Slot Operation	2
Execution Modes	3
Host Interface	3
Applications Information	7
Operating Mode Overview27	7
Analog Integration Mode27	7
Digital Integration Mode38	3
TIA ADC Mode40)
Protecting Against TIA Saturation in Normal Operation40)
ECG Measurement with the ADPD4100/ADPD410142	2
Register Map49)
Register Details69)
Global Configuration Registers69)
Interrupt Status and Control Registers71	L
Threshold Setup and Control Registers82	2
Clock and Timestamp Setup and Control Registers83	3
System Registers84	1
I/O Setup and Control Registers85	5
Time Slot Configuration Registers88	3
AFE Timing Setup Registers93	3
LED Control and Timing Registers95	5
ADC Offset Registers96	ó
Output Data Registers96	ó
Outline Dimensions99)
Ordering Guide99)

REVISION HISTORY

04/2019 Revision Pr0.1: Initial Preliminary Version

06/2019 Revision Pr0.2

- Changed Chip ID register, 0x0008, default to 0x00C2
- Change MOD_OFFSET default to 1 (0 is an invalid setting)
- Changed MOD_WIDTH default to 0 (0 = disable MOD_PULSE)
- Eliminated INTEG_FINE_OFFSET_x register. There is now a single, 13-bit, INTEG_OFFSET_x register which sets the position of the integrator clocks in 31.25ns per LSB increments, rather than an 8-bit coarse setting and a 5-bit fine setting as seen on ADPD4000/ADPD4001. All text referring to setting the integrator offset has been updated to reflect this change. This change is NOT BACKWARDS COMPATIBLE to ADPD4000/ADPD4001.

Pinout diagram and dimension updates: Figure 5,

• Figure 6, Figure 57, Figure 58

08/2019 Revision Pr0.3

- FIFO size updated to 512 bytes
- Update to high frequency oscillator calibration when using the 32kHz oscillator as a reference.
- Add subsampling section and include option to decimate timeslots at different decimation rates
- Updated "Optimizing Position of Integrator Sequence" section
- Added timing restrictions to LED, MOD, Integrator timing. LED/MOD offsets must be >0, INTEG_OFFSET must be >1). LED/MOD pulses are disabled when width is set to 0.
- Updated GPIO output options for register settings in addresses 0x023 and 0x024
- Add separate integrator resistor and buffer gain settings for channel 2 (not backwards compatible to ADPD4000/ADPD4001)
- Update LED driver compliance curves and drive current calculation
- Added automatic period calculation
- Update to ECG Measurement section
- Update noise specifications
- Update to analog input multiplexer description. Bias levels are only available during sleep and preconditioning.
- Updated all applications section tables with register bit fields
- Updated all applications section timing diagrams to reflect change in integrator timing (elimination of INTEG_FINE_OFFSET_x).

10/2019 Revision Pr0.4

- Adjust description of FIFO_TH as a 10 bit register
- Add CLK_CAL_ENA bit, 0x000B[10], and description in oscillator calibration sections

12/2019 Revision Pr0.5 and Pr0.6

- Fixed LED period in Table 3. Added LFOSC info to test conditions in table 2
- Deleted LED driver errata, Fig 20 updated
- Added capacitive proximity measurement sections- mutual and self capacitance based
- Updated Digital integrate timing recommendations
- Updated Multiple integrate TIA gain recommendation
- Added BPF filter power down bit to the float and DI mode tables
- Added converting integrator to buffer bit field for DI
- Added TIA Saturation detection-interrupts and application
- Updated Lead-off and ECG measurement
- Added low_iovdd_en bit field info
- Single-integration mode(legacy normal mode) is now called as "Continuous Connect" mode. Roof name of "Analog integration mode" for all relevant analog integration modes.
- Integrator chopping more emphasized in continuous connect and multiple integration modes
- Fig 9,10,11,12 added to typical performance characteristics
- Fig 1, fig 27 updated for 4100/4101

SPECIFICATIONS

TEMPERATURE AND POWER SPECIFICATIONS

Table 1. Operating Conditions

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
TEMPERATURE RANGE					
Operating Range		-40		+85	°C
Storage Range		-65		+150	°C
POWER SUPPLY VOLTAGES				3	
Supply Voltage, V _{DD}	Applied at the AVDD, DVDD1, and DVDD2 pins	1.7	1.8	1.9	V
Input/Output Driver Supply Voltage, IOV _{DD}	Applied at the IOVDD pin	1.7	1.8	3.6	V

 $AVDD = DVDD = IOVDD = 1.8 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ unless otherwise noted.}$

Table 2. Current Consumption

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
POWER SUPPLY (V _{DD}) CURRENT						
V _{DD} Supply Current ¹		Signal-to-noise ratio (SNR) = 75 dB, 25 Hz output data rate (ODR), single time slot, 1 MHz Low Frequency Oscillator frequency		10		μΑ
		Signal-to-noise ratio (SNR) = 75 dB, 25 Hz output data rate (ODR), single time slot, 32 kHz Low Frequency Oscillator frequency		8		μΑ
Total System Power Dissipation		Combined LED and AFE power, continuous photoplethysmography (PPG) measurement at 75 dB SNR, 25 Hz ODR, 100 nA/mA current transfer ratio (CTR), 1 MHz Low Frequency Oscillator frequency		30		μW
		Combined LED and AFE power, continuous photoplethysmography (PPG) measurement at 75 dB SNR, 25 Hz ODR, 100 nA/mA current transfer ratio (CTR), 1 MHz Low Frequency Oscillator frequency		26		μW
Peak V_{DD} Supply Current (1.8 V)	/					
1-Channel Operation	IV _{DD_PEAK}	Peak V _{DD} current during time slot sampling		4.5		mA
Standby Mode Current	IV _{DD_STANDBY}			0.20		μΑ

 $^{^{1}\,\}mbox{V}_{\mbox{\scriptsize DD}}$ is the voltage applied at the AVDD and DVDD pins.

PERFORMANCE SPECIFICATIONS

 $AVDD = DVDD = IOVDD = 1.8 \text{ V}, T_A = \text{full operating temperature range, unless otherwise noted.}$

Table 3.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DATA ACQUISITION					
Datapath Width				32	Bits
FIFO SIZE				512	Bytes
LED DRIVER					
LED Peak Current per Driver	LED pulse enabled	2		200	mA
LED Peak Current, Total	Using multiple LED drivers simultaneously			400	mA
Driver Compliance Voltage	For any LED driver output at ILED = 40 mA			200	mV
LED PERIOD	AFE width = 4 μs ¹	11			μs
	AFE width = 3 μs	9			μs
SAMPLING RATE ²	Single time slot, four data bytes to FIFO, 2 µs LED pulse	0.004		9000	Hz
OSCILLATOR DRIFT					
32 kHz Oscillator	Percent variation from 25°C to 85°C		TBD	TBD	%

Rev. Pr0.6 | Page 5 of 99

ADPD4100/ADPD4101

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
	Percent variation from +25°C to -40°C		TBD	TBD	%
1 MHz Oscillator	Percent variation from 25°C to 85°C		TBD	TBD	%
	Percent variation from +25°C to -40°C		TBD	TBD	%
32 MHz Oscillator	Percent Variation from 25°C to 85°C		TBD	TBD	%
	Percent Variation from +25°C to −40°C	ľ	TBD	TBD	%

Table 4.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
TRANSIMPEDANCE AMPLIFIER (TIA) GAIN		12.5		200	kΩ
PULSED SIGNAL CONVERSIONS, 3 μs LED PULSE	4 μs integration width, single integration mode	\\\\			
ADC Resolution ¹	TIA feedback resistor	3			ı
	12.5 kΩ		6.2		nA/LSB
	25 kΩ		3.1		nA/LSB
	50 kΩ		1.5		nA/LSB
	100 kΩ		0.77		nA/LSB
	200 kΩ		0.38		nA/LSB
ADC Saturation Level ²	TIA feedback resistor				
	12.5 kΩ		50		μΑ
	25 kΩ		25		μΑ
	50 kΩ		12.5		μΑ
	100 kΩ		6.22		μΑ
	200 kΩ		3.11		μΑ
PULSED SIGNAL CONVERSIONS, 2 μs LED PULSE	3 μs integration width, single integration mode				
ADC Resolution ¹	TIA feedback resistor				l
	12.5 kΩ		8.2		nA/LSB
	25 kΩ		4.1		nA/LSB
	50 kΩ		2.04		nA/LSB
	100 kΩ		1.02		nA/LSB
	200 kΩ		0.51		nA/LSB
ADC Saturation Level ²	TIA feedback resistor				
	12.5 kΩ		67		μΑ
	25 kΩ		33		μA
	50 kΩ		16.7		μA
	100 kΩ		8.37		μA
	200 kΩ		4.19		μA
FULL SIGNAL CONVERSIONS					
TIA Linear Dynamic Range (per Channel)	Total input current, 1% compression point, TIA_VREF = 1.265 V				
A / /	12.5 kΩ		TBD		μΑ
	25 kΩ		TBD		μA
	50 kΩ		TBD		μA
	100 kΩ		TBD		μΑ
	200 kΩ		TBD		μA
SYSTEM PERFORMANCE					
Referred to Input Noise	Single integration mode, single pulse, single channel, floating input, TIA_VREF = 1.265V, 3 µs integration time				
	12.5 kΩ TIA gain		8.2		nA rms
	25 kΩ TIA gain		4.1		nA rms

 $^{^{1}}$ Minimum LED period = $(2 \times AFE \text{ width}) + 3 \mu s$. 2 The maximum value in this specification is the internal ADC sampling rate using the internal 1 MHz state machine clock. The I 2 C and SPI read rates in some configurations may limit the ODR.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
	50 kΩ TIA gain		2.2		nA rms
	100 kΩ TIA gain		1.2		nA rms
	200 kΩ TIA gain		0.61		nA rms
Referred to Input Noise	Single integration mode; single pulse; single channel; 90% full-scale input signal, no ambient light, TIA_VREF = 1.265 V, VCx = TIA_VREF+250mV, 2 μ s LED pulse, photodiode capacitance (CPD) = 70 pF, input resistor = 500 Ω				
	12.5 kΩ TIA gain		10.3		nA rms
	25 kΩ TIA gain		5.3		nA rms
	50 kΩ TIA gain		2.7		nA rms
	100 kΩ TIA gain	ľ	1.5		nA rms
	200 kΩ TIA gain		0.97		nA rms
SNR	12.5 kΩ TIA gain, single pulse	, iii	76	,	dB
	25 kΩ TIA gain, single pulse		76		dB
	50 kΩ TIA gain, single pulse		75		dB
	100 kΩ TIA gain, single pulse		74		dB
	200 kΩ TIA gain, single pulse		72		dB
	100 kΩ TIA gain, 100 Hz output data rate, 80 pulses, C_{PD} = 70 pF, 0.5 Hz to 20 Hz bandwidth		100		dB
AC Ambient Light Rejection	DC to 1 kHz, linear range of TIA		60		dB
DC Power Supply Rejection Ratio (DC PSRR)	At 75% full scale input		TBD		dB

DIGITAL SPECIFICATIONS

IOVDD = 1.7 V to 3.6 V, unless otherwise noted.

Table 5. Digital Specifications

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
LOGIC INPUTS		. 7				
Input Voltage Level						
SCL, SDA						
High	V _{IH}		0.7 × IOVDD		3.6	V
Low	VIL		-0.3		$+0.3 \times IOVDD$	V
GPIOx, MISO, MOSI, SCLK, CS						
High	V _{IH}		0.7 × IOVDD		IOVDD + 0.3	V
Low	VIL		-0.3		$0.3 \times IOVDD$	V
Input Current Level		All logic inputs				
High	I _{IH}				10	μΑ
Low	I _{IL}		-10			μΑ
Input Capacitance	C _{IN}			2		pF
LOGIC OUTPUTS						
Output Voltage Level						
GPIOx, MISO						
High	V _{OH}	2 mA high level output current	IOVDD – 0.5			V
Low	VoL	2 mA low level output current			0.5	V
SDA						

¹ ADC resolution is listed per pulse. If using multiple pulses, divide by the number of pulses. ² ADC saturation level applies to pulsed signal only, because ambient signal is rejected prior to ADC conversion.

ADPD4100/ADPD4101

ADI Confidential

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
Low	V _{OL1}	3 mA low level output current			0.4	V
Output Current Level		SDA				
Low	I _{OL}	$V_{OL1} = 0.4 V$	20			mA

TIMING SPECIFICATIONS

Table 6. I²C Timing Specifications

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
Timing Requirements					**********	
I ² C PORT ¹		See Figure 2				
SCL				3.		
Frequency				\/m	1	Mbps
Minimum Pulse Width						
High	t ₁		260			ns
Low	t ₂		500			ns
Start Condition						
Hold Time	t ₃		260			ns
Setup Time	t ₄		260			ns
SDA Setup Time	t ₅		50			ns
SCL and SDA						
Rise Time	t ₆				120	ns
Fall Time	t ₇				120	ns
Stop Condition						
Setup Time	t ₈		260			ns

¹ Guaranteed by design.

Table 7. SPI Timing Specifications

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
Timing Requirements	/					
SPI PORT	>					
SCLK						
Frequency	f _{SCLK}				24	MHz
Minimum Pulse Width						
High	t SCLKPWH		15			ns
Low	t SCLKPWL		15			ns
CS						
Setup Time	t _{CSs}	CS setup to SCLK rising edge	11			ns
Hold Time	tcsH	CS hold from SCLK rising edge	5			ns
Pulse Width High	t _{CSPWH}	CS pulse width high	15			ns
MOSI						ns
Setup Time	t _{MOSIS}	MOSI setup to SCLK rising edge	5			ns
Hold Time	tmosih	MOSI hold from SCLK rising edge	5			
Switching Characteristics						
MISO Output Delay	tmisod	MISO valid output delay from SCLK falling edge				
		Register $0x00B4 = 0x0050$ (default)			21.0	ns


Rev. Pr0.6 | Page 8 of 99

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
		Register 0x00B4 = 0x005F (maximum slew rate,			14.0	ns
		maximum drive strength for SPI)				

Table 8. Timing Specifications for Provision of External Low Frequency Oscillator

Parameter	Min	Тур	Max	Unit
FREQUENCY			- 1	
1 MHz Low Frequency Oscillator	500		2000	kHz
32 kHz Low Frequency Oscillator	10		100	kHz
DUTY CYCLE				/
1 MHz Low Frequency Oscillator	10		90	%
32 kHz Low Frequency Oscillator	10	////	90	%

Timing Diagrams






Figure 3. SPI Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 9. Absolute Maximum Ratings

Parameter	Rating
AVDD to AGND	-0.3 V to +2.2 V
DVDD1, DVDD2 to DGND	-0.3 V to +2.2 V
IOVDD to DGND	-0.3 V to +3.9 V
GPIOx, MOSI, MISO, SCLK, \overline{CS} , SCL, SDA to DGND	-0.3 V to +3.9 V
LEDxx to LGND	-0.3 V to +3.6 V
Junction Temperature	150℃
Electrostatic Discharge (ESD)	
Human Body Model (HBM)	2500 V
Charged Device Model (CDM)	750 V
Machine Model (MM)	100 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

 θ_{JC} is the junction to case thermal resistance.

Table 10. Thermal Resistance

Package Type	θJA	Ө лс	Unit
CB-35-2 ¹	41.89	0.98	°C/W
CB-33-1 ¹	42.15	0.98	°C/W

¹ The thermal resistance values are defined as per the JESD51-12 standard.

RECOMMENDED SOLDERING PROFILE

Figure 4 and Table 11 provide details about the recommended soldering profile.




Figure 4. Recommended Soldering Profile

Table 11. Recommended Soldering Profile

Profile Feature	Condition (Pb-Free)
Average Ramp Rate (T _L to T _P)	3°C/sec maximum
Preheat	
Minimum Temperature (T _{SMIN})	150°C
Maximum Temperature (T _{SMAX})	200°C
Time (T _{SMIN} to T _{SMAX}) (t _s)	60 sec to 180 sec
T _{SMAX} to T _L Ramp-Up Rate	3°C/sec maximum
Time Maintained Above Liquidous	
Temperature	
Liquidous Temperature (T _L)	217°C
Time (t₁)	60 sec to 150 sec
Peak Temperature (T _P)	+260 (+0/-5)°C
Time Within 5°C of Actual Peak	<30 sec
Temperature (t _P)	
Ramp-Down Rate	6°C/sec maximum
Time from 25°C to Peak Temperature	8 minutes maximum

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 5. ADPD4100 Pin Configuration

Table 12. ADPD4100 Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description
A5	LED1A	AO	LED Driver 1A Current Sink. If not in use, leave this pin floating.
A4	LED2A	AO	LED Driver 2A Current Sink. If not in use, leave this pin floating.
A3	LED3A	AO	LED Driver 3A Current Sink. If not in use, leave this pin floating.
A2	LED4A	AO	LED Driver 4A Current Sink. If not in use, leave this pin floating.
A1	LED4B	AO	LED Driver 4B Current Sink. If not in use, leave this pin floating.
B5	LGND	S	LED Driver Ground.
B4	LED1B	AO	LED Driver 1B Current Sink. If not in use, leave this pin floating.
В3	LED2B	AO	LED Driver 2B Current Sink. If not in use, leave this pin floating.
B2	LED3B	AO	LED Driver 3B Current Sink. If not in use, leave this pin floating.
B1	GPIO2	DIO	General-Purpose I/O 2. This pin is used for interrupts and various clocking options.
C5	GPIO0	DIO	General-Purpose I/O 0. This pin is used for interrupts and various clocking options.
C4	GPIO1	DIO	General-Purpose I/O 1. This pin is used for interrupts and various clocking options.
C3	GPIO3	DIO	General-Purpose I/O 3. This pin is used for interrupts and various clocking options.
C2	SCLK	DI	SPI Clock Input
C1	MISO	DO	SPI Master Input/Slave Output.
D5	AVDD	S	1.8 V Analog Supply.
D4	DVDD2	S	1.8 V Digital Supply.
D3	IOVDD	S	1.8 V/3.3 V I/O Driver Supply.
D2	<u>cs</u>	DI	SPI Chip Select Input.
D1	MOSI	DI	SPI Master Output/Slave Input.
E5	VREF	REF	Internally Generated ADC Voltage Reference. Buffer this pin with a 1 µF capacitor to AGND.
E4	AGND	S	Analog Ground.
E3	IOGND	S	I/O Driver Ground.
E2	DGND	S	Digital Ground.
E1	DVDD1	S	1.8 V Digital Supply.
F5	VC1	AO	Output Voltage Source 1 for Photodiode Common Cathode Bias or Other Sensor Stimulus.
F4	IN1	AI	Current Input 1. If not in use, leave this pin floating.
F3	IN3	Al	Current Input 3. If not in use, leave this pin floating.

Pin No.	Mnemonic	Type ¹	Description			
F2	IN5	Al	Current Input 5. If not in use, leave this pin floating.			
F1	IN7	Al	Current Input 7. If not in use, leave this pin floating.			
G5	VC2	AO	Output Voltage Source 2 for Photodiode Common Cathode Bias or Other Sensor Stimulus.			
G4	IN2	Al	Current Input 2. If not in use, leave this pin floating.			
G3	IN4	Al	Current Input 4. If not in use, leave this pin floating.			
G2	IN6	Al	Current Input 6. If not in use, leave this pin floating.			
G1	IN8	Al	Current Input 8. If not in use, leave this pin floating.			

¹ AO means analog output, S means supply, DIO means digital input/output, DI means digital input, DO means digital output, REF means voltage reference, and AI means analog input.




Figure 6. ADPD4101 Pin Configuration

Table 13. ADPD4101 Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description
A5	LED1A	AO	LED Driver 1A Current Sink. If not in use, leave this pin floating.
A4	LED2A	AO	LED Driver 2A Current Sink. If not in use, leave this pin floating.
A3	LED3A	AO	LED Driver 3A Current Sink. If not in use, leave this pin floating.
A2	LED4A	AO	LED Driver 4A Current Sink. If not in use, leave this pin floating.
A1	LED4B	AO	LED Driver 4B Current Sink. If not in use, leave this pin floating.
B5	LGND	S	LED Driver Ground.
B4	LED1B	AO	LED Driver 1B Current Sink. If not in use, leave this pin floating.
B3	LED2B	AO	LED Driver 2B Current Sink. If not in use, leave this pin floating.
B2	LED3B	AO	LED Driver 3B Current Sink. If not in use, leave this pin floating.
B1	GPIO2	DIO	General-Purpose I/O 2. This pin is used for interrupts and various clocking options.
C5	GPIO0	DIO	General-Purpose I/O 0. This pin is used for interrupts and various clocking options.
C4	GPIO1	DIO	General-Purpose I/O 1. This pin is used for interrupts and various clocking options.
C3	GPIO3	DIO	General-Purpose I/O 3. This pin is used for interrupts and various clocking options.
C2	SDA	DIO	I ² C Data Input/Output.
C1	SCL	DI	I ² C Clock Input.
D5	AVDD	S	1.8 V Analog Supply.
D4	DVDD2	S	1.8 V Digital Supply.
D3	IOVDD	S	1.8 V/3.3 V I/O Driver Supply.
E5	VREF	REF	Internally Generated ADC Voltage Reference. Buffer this pin with a 1 μF capacitor to AGND.
E4	AGND	S	Analog Ground.
E3	IOGND	S	I/O Driver Ground.

ADI Confidential

ADPD4100/ADPD4101

Pin No.	Mnemonic	Type ¹	Description
E2	DGND	S	Digital Ground.
E1	DVDD1	S	1.8 V Digital Supply.
F5	VC1	AO	Output Voltage Source 1 for Photodiode Common Cathode Bias or Other Sensor Stimulus.
F4	IN1	Al	Current Input 1. If not in use, leave this pin floating.
F3	IN3	Al	Current Input 3. If not in use, leave this pin floating.
F2	IN5	Al	Current Input 5. If not in use, leave this pin floating.
F1	IN7	Al	Current Input 7. If not in use, leave this pin floating.
G5	VC2	AO	Output Voltage Source 2 for Photodiode Common Cathode Bias or Other Sensor Stimulus.
G4	IN2	Al	Current Input 2. If not in use, leave this pin floating.
G3	IN4	Al	Current Input 4. If not in use, leave this pin floating.
G2	IN6	Al	Current Input 6. If not in use, leave this pin floating.
G1	IN8	Al	Current Input 8. If not in use, leave this pin floating.

¹ AO means analog output, S means supply, DIO means digital input/output, DIO means digital input, REF means voltage reference, and AI means analog input.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. LED Driver Current vs. LED Driver Voltage at 16 mA, 80 mA, and 200 mA




Figure 8. AC PSRR vs. Frequency




Figure 9. Referred to Input Noise vs. TIA Gain, C_{PD} = 70 pF, Integrator Input Resistor = 400 k Ω




Figure 10. Referred to Input Noise vs. Input Capacitance, Integrator Input Resistor $= 400 \, \mathrm{k}\Omega$




Figure 11. SNR(dB) vs Number of LED pulses in Continuous Connect Mode, CPD = 70 pF, Integrator Input Resistor = $400 \, k\Omega$, 90% Full Scale




Figure 12. Total Power Consumption(μ W) vs SNR(dB) in Continuous Connect Mode including LED power, CPD = 70 pF, Integrator Input Resistor = 400 k Ω , Output Data Rate = 25 Hz, CTR=150 nA/mA, LED supply voltage = 4V, 90% Full Scale

TBD

Figure 13. Ambient Light Rejection vs. Frequency

TBD

Figure 15. 1 MHz Clock Frequency Distribution, Untrimmed

TBD

Figure 14. 32 kHz Clock Frequency Distribution, Untrimmed

TBD

Figure 16. 32 MHz Clock Frequency Distribution, Untrimmed

THEORY OF OPERATION INTRODUCTION

The ADPD4100/ADPD4101 operate as a complete multimodal sensor front end, stimulating up to eight LEDs and measuring the return signal on up to eight separate current inputs. Twelve time slots are available, enabling 12 separate measurements per sampling period. The analog inputs can be driven single-ended or in differential pairs. The eight analog inputs are multiplexed into a single channel or two independent channels, enabling simultaneous sampling of two sensors.

The analog front end (AFE) consists of a TIA, band-pass filter (BPF), integrator, and analog-to-digital converter (ADC). The digital block provides multiple operating modes, programmable timing, four general-purpose input/output (GPIO) pins, block averaging, and a selectable second- through fourth-order cascaded integrator comb (CIC) filter. Eight independent LED drivers are provided that can each drive up to 200 mA. Four LED drivers can be enabled in any time slot and can be programmed from 2 mA to 200 mA monotonically, with a 7-bit register setting. The LED drivers enabled in any time slot can provide a total combined maximum of 400 mA of LED current.

The core circuitry provides stimulus to the sensors connected to the inputs of the device and measures the response, storing the results in discrete data locations. The eight inputs can drive two simultaneous input channels, either in a single-ended or differential configuration. Data is read directly by a register or through a first in, first out (FIFO) method. This highly integrated system includes an analog signal processing block, digital signal processing block, an I²C communication interface on the ADPD4101 or an SPI port on the ADPD4100, programmable pulsed LED current sources, and pulsed voltage sources for sensors that require voltage excitation.

When making optical measurements, the ADPD4100/ADPD4101 provide 60 dB of ambient light rejection using a synchronous modulation scheme with pulses as short as 1 μs combined with a BPF. Ambient light rejection is automatic without the need of external control loops, dc current subtraction, or digital algorithms.

The LED driver is a current sink and is independent from the LED supply voltage and the LED type. The inputs can be connected to any sensor that provides currents up to 200 μA . The ADPD4100/ADPD4101 can also interface with voltage output sensors with a series resistor placed between the sensor output and the ADPD4100/ADPD4101 inputs to convert the voltage to a current. The ADPD4100/ADPD4101 produce a high SNR for relatively low LED power while greatly reducing the effect of ambient light on the measured signal.

ANALOG SIGNAL PATH

The ADPD4100/ADPD4101 analog signal path consists of eight current inputs that can be configured as single-ended or differential pairs into one of two independent channels. The

two channels can be sampled simultaneously for applications that require instantaneous sampling of two sensors. Each channel contains a TIA with programmable gain, a BPF with a high-pass corner at 100 kHz and a low-pass cutoff frequency of 390 kHz, and an integrator capable of integrating ± 7.5 pC per sample. Each channel is time-multiplexed into a 14-bit ADC. In Figure 17, $R_{\rm F}$ is the TIA feedback resistor, and $R_{\rm INT}$ is the series resistor to the input of the integrator.





Figure 17. Analog Signal Path Block Diagram

Analog Input Multiplexer

The ADPD4100/ADPD4101 support eight analog input pins. Each input can be used as a single-ended input or as part of a differential pair. Figure 18 shows a single representation of the input switch matrix, which allows programmable connection to the two AFE channels. Each pair of inputs has an exact duplicate of this multiplexer: IN1 and IN2, IN3 and IN4, IN5 and IN6, and IN7 and IN8. The connections are programmable per time slot.



*All bias connections shown are only available during sleep and preconditioning periods.

The switches to these bias levels are open during timeslots with the respective inputs selected.

Figure 18. Analog Input Multiplexer

The PAIR12, PAIR34, PAIR56, and PAIR78 registers select whether the matching input pair is used as two single-ended inputs or as a differential pair. This selection is valid for all active time slots. The INP12_x, INP34_x, INP56_x, and INP78_x bit fields specify whether the input pair is enabled

during the corresponding time slot and, if enabled, which input is connected to which AFE channel.

The sleep conditions are used for any inputs that are not enabled. Sleep conditions are determined by the INP_SLEEP_12, INP_SLEEP_34, INP_SLEEP_56, and INP_SLEEP_78 bit fields, which specify the state for the input pairs during sleep and when the inputs are not active. Inputs are only considered active during the precondition and pulse regions for time slots where they are enabled.

Preconditioning of the sensor connected to the input is provided to set the operating point at the input just prior to sampling. There are several different options for preconditioning determined by the PRECON_x bit field. A PRECON_x bit field is provided for each time slot to specify the precondition for enabled inputs or input pairs during the corresponding time slot. Preconditioning options include: float the input(s), VC1, VC2, input commonmode voltage (V $_{\rm ICM}$), TIA_VREF, TIA input, and short the input pair. The preconditioning time at the start of each time slot is programmable using the PRE_WIDTH_x bit field. The default preconditioning period is 8 μs .

The block diagram in Figure 18 shows all the bias levels that can be switched into the input connections during sleep and preconditioning. These connections are not available during the sampling phase of a timeslot in which the input is selected.

Second AFE Channel

The second AFE channel is disabled by default. When disabled, the three amplifiers (TIA, BPF, and integrator) are automatically powered down, and no ADC cycles occur for the second channel. Digital integration and impulse response mode do not use the second channel.

The second AFE channel can be enabled with the CH2_EN_x bit fields on a per time slot basis. When the second channel is enabled, ADC conversions and the datapath bit fields of the second channel operate. When data is being written to the FIFO, the Channel 2 data is written after the Channel 1 data.

Channel 2 TIA gain, integrator resistor, and buffer gain (when in digital integrate or TIA ADC mode) are set separately from channel 1.

LED DRIVERS

The ADPD4100/ADPD4101 have four LED drivers, each of which is brought out to two LED driver outputs providing a total of eight LED output drivers. The device can drive up to four LEDs simultaneously, one from each driver pair. The LED output driver is a current sink. Figure 19 shows an example of a single LED driver output pair.




Figure 19. Block Diagram of LED Driver Output Pair

The LED driver output pins, LED1A, LED1B, LED2A, LED2B, LED3A, LED3B, LED4A, and LED4B, have an absolute maximum voltage rating of 3.6 V. Any voltage exposure over this rating affects the reliability of the device operation and, in certain circumstances, causes the device to cease proper operation. The voltage of the LED driver output pins must not be confused with the supply voltages for the LED themselves. V_{LEDx} is the voltage applied to the anode of the external LED whereas the LED output driver pin is connected to the cathode of the external LED. The compliance voltage is the amount of headroom voltage at the LED driver pin, measured with respect to ground, required to maintain the programmed LED current level and is a function of the current required. Figure 7 shows the typical compliance voltages required at various LED current settings.

Either side of each LED driver output pair, but not both, can be driven in any of the 12 available time slots. Up to four LED driver outputs can be enabled in any time slot using the LED_DRIVESIDE1_x, LED_DRIVESIDE2_x, LED_DRIVESIDE3_x, and LED_DRIVESIDE4_x bit fields. The current is set on a per driver, per time slot basis using the LED_CURRENT1_x, LED_CURRENT2_x, LED_CURRENT3_x, and LED_CURRENT4_x bit fields. Each driver can be programmed from 1.5 mA to 200 mA with a monotonic 7-bit setting, as shown in Figure 20. Each setting from 1 to 127 increases the LED drive current by ~1.6 mA. Setting LED_CURRENTx_x = 0 disables that particular driver.

Although each driver can be programmed to 200 mA and up to four LED drivers can be enabled in any time slot, there is a limitation of a total of 400 mA of combined LED driver current that can be provided in any time slot. It is up to the user to program the LED drivers such that this 400 mA limit is not exceeded. If the 400 mA limit is exceeded by the user settings, priority is given, in the following order, to LED1x, LED2x, LED3x, and LED4x. For example, if the user settings have LED1A set to 150 mA, LED2B set to 150 mA, and LED3A set to 150 mA in a single time slot, LED1A and LED2B both provide 150 mA. However, LED3A is limited to 100 mA to maintain the 400 mA total LED drive current limit for the device.



Figure 20. LED Drive Current vs. LED_CURRENTx_x Setting

DETERMINING CVLED

To determine the C_{VLED} capacitor value, determine the maximum forward-biased voltage, $V_{FB_LED_MAX}$, of the LED in operation. The LED current, I_{LED_MAX} , converts to $V_{FB_LED_MAX}$ as shown in Figure 21. In this example, 125 mA of current through two green LEDs in parallel yields $V_{FB_LED_MAX} = 3.5$ V. Any series resistance in the LED path must also be included in this voltage. When designing the LED path, keep in mind that small resistances can add up to large voltage drops due to the LED peak current being large. In addition, these resistances can be unnecessary constraints on the V_{LEDx} supply.




Figure 21. Example of the Average LED Forward Bias Voltage Drop as a Function of the LED Driver Current Setting

To correctly size the C_{VLED} capacitor, do not deplete it during the pulse of the LED to the point where the voltage on the capacitor is less than the forward bias on the LED. Calculate the minimum value for C_{VLED} as follows:

$$C_{\text{VLED}} = (t_{\text{LED_PW}} * I_{\text{LED_MAX}}) / (V_{\text{LED_MIN}} - (V_{\text{FB_LED_MAX}} + V_{\text{COMP}}))$$
 (1)

where:

 t_{LED_PW} is the LED pulse width.

 I_{LED_MAX} is the maximum forward-biased current on the LED used in operating the devices.

 $V_{LED\ MIN}$ is the lowest voltage from the V_{LEDx} supply with no load.

 $V_{FB_LED_MAX}$ is the maximum forward-biased voltage required on the LED to achieve I_{LED_MAX} .

 V_{COMP} is the compliance voltage of the LED driver at the programmed LED drive level.

The numerator of Equation 1 sets up the total discharge amount in coulombs from the bypass capacitor to satisfy a single programmed LED pulse of the maximum current. The denominator represents the difference between the lowest voltage from the V_{LEDx} supply and the LED required voltage. The LED required voltage is the voltage of the anode of the LED such that the compliance of the LED driver and the forward-biased voltage of the LED operating at the maximum current is satisfied. At a 125 mA drive current, the compliance voltage of the driver is $\sim\!0.4$ V. For a typical ADPD4100/ADPD4101 example, assume that the lowest value for the V_{LEDx} supply is 4.5 V and that the peak current is 125 mA for two 528 nm LEDs in parallel. The minimum value for C_{VLED} is then equal to 1 μE .

$$C_{VLED} = (3 \times 10^{-6} \times 0.125)/(4.5 - (3.5 + 0.4)) = 0.625 \text{ nF}$$
 (2)

As shown in Equation 2, as the minimum supply voltage drops close to the maximum anode voltage, the demands on C_{VLED} become more stringent, forcing the capacitor value higher. It is important to insert the correct values into Equation 2. For example, using an average value for $V_{\text{LED_MIN}}$ instead of the worst case value for $V_{\text{LED_MIN}}$ can cause a serious design deficiency, resulting in a C_{VLED} value that is too small causing insufficient optical power in the application.

Additionally, multiple pulses can cause further droop on the V_{LEDx} supply if the C_{VLED} capacitor is not fully recharged between pulses. Therefore, adding a sufficient margin on C_{VLED} is strongly recommended. Add additional margin to C_{VLED} to account for multiple pulses and derating of the capacitor value over voltage, bias, temperature, and other factors over the life of the component.

DATAPATH, DECIMATION, SUBSAMPLING, AND FIFO

ADC samples are gathered for each pulse in each time slot and combine to create a running positive and negative sum for each time slot. These sums are each kept as a 32-bit unsigned value register and saturate if the values overflow 32 bits. Each ADC sample is added to either the positive or negative sum based on the SUBTRACT_x bit for the current pulse in standard sampling mode, or in the lit or dark acquisition regions for digital integration mode. In impulse mode, the positive sum is used to add two values and the result is written directly to the FIFO. Figure 22 shows the datapath structure.

At the end of the pulse operations in each time slot, the signal value is calculated by subtracting the negative accumulator from the positive accumulator. The signal and dark values are then clipped to positive numbers and are processed by the decimation unit. If the decimated value is ready, the data registers update, and the selected values are written to the FIFO. The data interrupt for that time slot is also set at this time.

Decimation

The DECIMATE_FACTOR_x bit field determines the number of time slot values used to create a 32-bit final sample value at a rate of

Sample Rate = (1/TIMESLOT_PERIOD_x)/(DECIMATE_FACTOR_x + 1)

If DECIMATE FACTOR x is 0, the output sample rate equals the time slot rate. The final value is the sum of the decimated samples. There is no divide by $(DECIMATE_FACTOR_x + 1)$ operation performed on the decimated data, but final data values can be bit shifted to the right before being written to the FIFO, creating a direct average when the number of samples is a power of 2. DECIMATE_TYPE_x selects the method of decimation used. A setting of 0 selects a simple block sum with other settings allowing higher order CIC filters up to fourth order. If using higher order CIC filters for the signal data, the dark data still uses the simple block sum at the same decimation rate. Each time slot maintains its own block sum or CIC filter state. The entire decimation path uses a 32-bit datapath. When using the CIC filter, the number of bits required for the result is dependent on the number of pulses, the decimation rate and the order of the CIC filter according to the following equation:

 $N_{bits} = 14 + Log_2(\# pulses) + (Log_2(decimation rate))(CIC order)$

It is up to the user to ensure that there is no undesired overflow.

Final data results can be read from data registers or a 512-byte data FIFO. Data written to the FIFO is configurable to allow the different data registers, formats, and data sizes as required. Each timeslot may use its own decimation rate. Data from each timeslot will be written to the FIFO at its respective ODR.

Subsampling

The ADPD4100/ADPD4101 supports a subsampling mode which allows selected timeslots to run at slower sampling rates than the programmed sampling rate. For example, in a multiparameter application where most of the measurements need to be taken at a sampling rate of 300Hz but one of the measurements only needs to be taken at 25Hz, the subsampling mode can be used on the timeslot that only needs to operate at 25Hz. To enable subsampling mode for a specific timeslot, set the SUBSAMPLE_x bit to 1 and set the

DECIMATE_FACTOR_x bit field to the desired subsampling rate. The subsampled timeslot will then only sample once every (DECIMATE_FACTOR_x + 1) cycles, instead of operating every timeslot sequence. If other timeslots are decimating at the same rate, the subsampled cycles will occur at the same time as the decimated data is presented to the FIFO. For example if timeslot A is operating at 300Hz but decimating to 25Hz, and timeslot B is set to subsample by 12, both timeslots will write the FIFO during the same timeslot sequence and at the same rate.

More complicated patterns can be made if the decimate/subsample rates for the enabled timeslots are different. The user would need to manage the varying packet

sizes by reading the data in multiples of the repeating packet size. For example, if timeslot A is not decimating or subsampling, timeslot B is subsampling every 2^{nd} cycle, and C is subsampling every 4^{th} cycle, the data pattern written to the FIFO would be A, AB, A, ABC, etc. This would be the repeating packet.

Decimation and subsampling have the same effect on the output data rate, the only real difference is that the decimated timeslots operate every input cycle but produce data at the slower rate using the on chip decimating filter. The subsampling timeslots only occur at the slower rate.

Status bytes are written to the FIFO every wakeup period, regardless of which timeslots execute. With the same example as the last paragraph, but with a status byte enabled, the pattern would be AS, ABS, AS, ABCS, etc. where S is a status byte.

FIFO

Data is written to the FIFO at the end of each sampling period. This packet can include 0, 8-, 16-, 24-, or 32-bit data for each of the dark data and signal data values. The bit alignment of the data written to the FIFO is selectable with a shift of 0 bits to 31 bits, with saturation provided. Lower bits are ignored. The DARK_SHIFT_x and SIGNAL_SHIFT_x bit fields select the number of bits to shift the output data to the right before writing to the FIFO. The DARK_SIZE_x and SIGNAL_SIZE_x bit fields select the number of bytes of each field to be written from 0 bytes to 4 bytes. When set to 0, no data is written for that data type. If there are any nonzero bits at more significant bit positions than those selected, the data written to the FIFO is saturated. If both channels are enabled, all selected Channel 1 data values are written to the FIFO first, followed by the Channel 2 data.

For example, in modes that utilize dark data, the eight upper bits of the dark data can be stored with 24 appropriately selected bits from the signal data for each time slot to allow detection of whether the ambient light is becoming large, while limiting the size of the amount of data transferred.

Data will be written to the FIFO at the end of the sampling period only if there is enough FIFO space left to write data for each active timeslot. For example, if one active timeslot is running at an ODR of 100Hz and a second timeslot is decimating by 4 or subsampling at 1/4th the rate of the first timeslot for an ODR of 25Hz, data is only going to be written to the FIFO at the end of the sampling period if there is enough room for both active timeslots to write data, regardless of whether or not the timeslot that is decimating or subsampling is supposed to write data during that sampling period. It is up to the user to manage the data appropriately at the microprocessor end when using timeslots with different decimation and/or subsampling rates.

The FIFO is never written with partial packets of data. This means that if there is not enough room for all of the data that is to be written to the FIFO for all enabled time slots and any

selected status bytes, no data is written from any of the time slots during that period and the INT_FIFO_OFLOW status bit is set.




Figure 22. Datapath Block Diagram

The order of samples written to the FIFO (if selected) is dark data followed by signal data. The byte order for multibyte words is shown in Table 14.

Table 14. Byte Order for FIFO Writes

Size	Byte Order (After Shift)
8	[7:0]
16	[15:8], [7:0]
24	[15:8], [7:0], [23:16]
32	[15:8], [7:0], [31:24], [23:16]

The FIFO size is 512 bytes. When the FIFO is empty, a read operation returns 0xFF and the INT FIFO UFLOW status bit is set.

In addition to the FIFO, the signal and dark 32-bit registers can be directly read. These registers are effectively two-stage registers where there is an internal data register that updates with every sample and a latched output data register that is accessed by the host. The data interrupts can be used to align the access of these registers to just after the registers are written. If using the interrupt

timing is troublesome, use the HOLD_REGS_x bit field to prevent update of the output registers during an access not aligned to the interrupt. Setting the HOLD_REGS_x bit field blocks the update of the latched output data register and ensures that the dark and signal values read by the host are from the same sample point. If additional samples occur while the HOLD_REGS_x bit field is set, the samples are written to the internal data register but not latched into the output data register that is accessed by the host. Setting the HOLD_REGS_x bit field to 0 reenables the pass through of new data.

After all time slots have completed, the optional status bytes are written to the FIFO. See the Optional Status Bytes section for more information.

CLOCKING

Low Frequency Oscillator

A low frequency oscillator clocks the low speed state machine, which sets the time base used to control the sample timing,

wake-up states, and overall operation. There are three options for low frequency oscillator generation. The first option is an internal, selectable 32 kHz or 1 MHz oscillator. The second option is for the host to provide an low frequency oscillator externally. Finally, the low frequency oscillator can be generated by a divide by 32 or divide by 1000 of an external high frequency clock source at 32 MHz. When powering up the device, it is expected that the low frequency oscillator is enabled and left running continuously.

To operate with the on-chip low frequency oscillator, use the following writes. Set the LFOSC_SEL bit to 0 to select the 32 kHz clock or 1 if the 1 MHz clock is desired. Then, set either the OSC_1M_EN or OSC_32K_EN bit to 1 to turn on the desired internal oscillator. The internal 32 kHz clock frequency is set using the 6-bit OSC_32K_ADJUST bit field. The internal 1 MHz clock frequency is set using the 10-bit OSC_1M_FREQ_ADJUST bit field.

If higher timing precision is required than can be provided by the on-chip low frequency oscillator, the LFOSC can be driven directly from an external source provided on a GPIO input. To enable an external low frequency clock, use the following writes. Enable one of the GPIO inputs using the GPIO_PIN_CFGx bit fields. Next, use the ALT_CLK_GPIO bit field to choose the enabled GPIO input to be used for the external low frequency oscillator. Set the ALT_CLOCKS bit field to 0x1 to select an external low frequency oscillator. Finally, use the LFOSC_SEL bit to match whether a 32 kHz or 1 MHz clock is being provided.

In a third method, an external 32 MHz clock is used for both the high frequency clock and to be divided down to generate the low frequency clock. To use this method, follow the previous instructions for an external low frequency clock but set the ALT_CLOCKS bit field to 0x3, and use the LFOSC_SEL bit to determine if a divide by 32 or 1000 is used to generate the low frequency clock so that either a 32 kHz or 1 MHz clock is generated from the external 32 MHz clock.

High Frequency Oscillator

A 32 MHz high frequency oscillator is generated internally or can be provided externally. This high frequency clock clocks the high speed state machine, which controls the AFE operations during the time slots, such as LED timing and integration times.

The high frequency oscillator can be internally generated by setting the ALT_CLOCKS bit field to 0x0 or 0x1. When selected, the internal 32 MHz oscillator is enabled automatically by the low speed state machine during the appropriate wake-up time or during the 32 MHz oscillator calibration routine.

The high frequency oscillator can also be driven from an external source. To provide an external 32 MHz high frequency oscillator, enable one of the GPIO inputs using the GPIO_PIN_CFGx bit fields. Then, use the ALT_CLK_GPIO bit field to choose the enabled GPIO input for the external high frequency oscillator. Finally, write 0x2 or 0x3 to the ALT_CLOCKS bit

field to select an external high frequency oscillator. Writing 0x2 provides only the high frequency oscillator from the external source, whereas writing 0x3 generates both the low frequency oscillator and high frequency oscillator from the external 32 MHz source. When using an external 32 MHz oscillator, it must be kept running continuously for proper device operation.

TIME STAMP OPERATION

The time stamp feature is useful for calibration of the low frequency oscillator as well as providing the host with timing information during time slot operation. Timestamping is supported by the use of any GPIO as a time stamp request input, the CAPTURE_TIMESTAMP bit to enable capture of the time stamp trigger, a time counter running in the low frequency oscillator domain, and two output registers. The output bit fields include TIMESTAMP_COUNT_x, which holds the count of low frequency oscillator cycles between time stamp triggers, and TIMESTAMP_SLOT_DELTA, which holds the number of low frequency oscillator cycles remaining to the next time slot start.

The setup for using the time stamp operation is as follows:

- Configure a GPIO to support the time stamp input using the appropriate GPIO_PIN_CFGx bit field. Select the matching GPIO to provide the time stamp using the TIMESTAMP_GPIO bit field.
- 2. Configure the ADPD4100/ADPD4101 for operation and enable the low frequency oscillator.
- 3. If the TIMESTAMP_SLOT_DELTA function is desired, start time slot operation by placing the device in go mode using the OP_MODE bit (see Table 15). For low frequency oscillator calibration, it is only required that the low frequency oscillator be enabled. The device does not have to be in go mode for low frequency oscillator calibration.

Use the following procedure to capture the time stamp:

- 1. Set the CAPTURE_TIMESTAMP register bit to 1 to enable capture of the time stamp on the next rising edge on the selected GPIO input.
- 2. The host provides the initial time stamp trigger on the selected GPIO at an appropriate time.
- The CAPTURE_TIMESTAMP bit is cleared when the time stamp signal is captured unless the TIMESTAMP_ ALWAYS_EN bit is set, in which case, the capture of the time stamp is always enabled. Reenable the capture if necessary.
- 4. The host provides a subsequent time stamp trigger on the selected GPIO at an appropriate time.
- 5. The number of low frequency oscillator cycles that occurred between time stamp triggers can now be read from the TIMESTAMP_COUNT_x bit fields.

The host must continue to handle the FIFO and/or data register data normally during time stamp processing.

If using a dedicated pin for a time stamp that does not have transitions other than the time stamp, set the TIMESTAMP_ALWAYS_EN bit to avoid automatic clearing of the CAPTURE_

TIMESTAMP bit. This setting removes the need to enable the time stamp capture each time.

The time stamp can calibrate the low frequency oscillator as described in the Low Frequency Oscillator Calibration section. The host can also use TIMESTAMP_SLOT_DELTA to determine when the next time slot occurs. TIMESTAMP_SLOT_DELTA can be used to determine the arrival time of the samples currently in the FIFO. TIMESTAMP_SLOT_DELTA does not account for the decimation factor.

The time stamp trigger is edge sensitive and can be set to either trigger on the rising edge (default) or falling edge using TIMESTAMP_INV.

LOW FREQUENCY OSCILLATOR CALIBRATION

The time stamp circuitry can be used to calibrate either the 32 kHz or 1 MHz low frequency oscillator circuit by adjusting the frequency to match the timing of the time stamp triggers. Simply compare the TIMESTAMP_COUNT_x value in low frequency oscillator cycles to the actual time stamp trigger period and adjust the OSC_32K_ADJUST or OSC_1M_FREQ_ADJ value accordingly.

HIGH FREQUENCY OSCILLATOR CALIBRATION

The high frequency oscillator is calibrated by comparing multiples of its cycles with multiple cycles of the low frequency oscillator, which is calibrated to the system time. Calibration of the low frequency oscillator precedes calibration of the high frequency oscillator. The method for calibrating the high frequency oscillator is as follows:

- 1. Write 1 to the OSC_32M_CAL_START bit.
- 2. The ADPD4100/ADPD4101 automatically power up the high frequency oscillator.
- 3. The device automatically waits for the high frequency oscillator to be stable.
- 4. An internal counter automatically counts the number of 32 MHz high frequency oscillations that occur during 128 cycles of the 1 MHz low frequency oscillator or 4 cycles of the 32 kHz low frequency oscillator, depending on which low frequency oscillator is enabled based on the setting of LFOSC_SEL.
- 5. The OSC_32M_CAL_COUNT bit field is updated with the final count.
- 6. The 32 MHz oscillator automatically powers down following calibration unless time slots are active.
- 7. The device resets the OSC_32M_CAL_START bit indicating the count has been updated.

The OSC32M_FREQ_ADJ bit field adjusts the frequency of the 32 MHz oscillator to the desired frequency. When using an external low frequency oscillator, the 32 MHz oscillator calibration is performed with respect to the externally provided low frequency oscillator.

When LFOSC and HFOSC calibrations are complete set bit 0x000B[10] = 1 to disable the clocking of the oscillator

calibration circuitry to reduce power. This bit, CLK_CAL_ENA, defaults to 0 so that the calibration circuitry is enabled by default.

TIME SLOT OPERATION

Operation of the ADPD4100/ADPD4101 is controlled by an internal configurable controller that generates all the timing needed to generate sampling regions and sleep periods. Measurements of multiple sensors and control of synchronous stimulus sources is handled by multiple time slots. The device provides up to 12 time slots for multi-sensor applications. The enabled time slots are repeated at the sampling rate, which is configured by the 23-bit TIMESLOT_PERIOD_x bit field in the TS_FREQ register. The sampling rate is determined by the following formula:

Sampling Rate = Low Frequency Oscillator Frequency (Hz) \div TIMESLOT_PERIOD_x

Each time slot allows the creation of one or more LED and/or modulation pulses, and the acquisition of the photodiode or other sensor current based on that stimulus. The operating parameters for each time slot is highly configurable.

Figure 23 shows the basic time slot operation sequence. Each time slot is repeated at the sampling rate, followed by an ultra low power sleep period. By default, subsequent time slots are initiated immediately following the end of the previous time slot. In addition, there is an option to add an offset to the start of the subsequent time slots using the TIMESLOT_OFFSET_x bit field as shown in Figure 24, which shows the TIMESLOT_ OFFSET_B bit field being used to offset the start of Time Slot B. In this case, each time slot still operates at the sampling rate, but there is a sleep period between Time Slot A and Time Slot B. The wake period shown in Figure 23 and Figure 24 is used to power up and stabilize the analog circuitry before data acquisition begins. If the TIMESLOT_OFFSET_B bit field is set to 0, the time slot starts as soon as the previous time slot finishes.

The time slot offset is always applied to the Time Slot A start time. For example, TIMESLOT_OFFSET_D is an offset added to the beginning of Time Slot A, not Time Slot C, which immediately precedes Time Slot D.

The amount of offset applied is dependent on the low frequency oscillator used. If using the 1 MHz low frequency oscillator,

 $Offset = 64 \times (Number of 1 MHz Low Frequency Oscillator Cycles) \times TIMESLOT_OFFSET_x$

If using the 32 kHz low frequency oscillator,

 $Offset = 2 \times (Number of 32 \text{ kHz Low Frequency Oscillator}$ Cycles) $\times TIMESLOT_OFFSET_x$

For example, if TIMESLOT_OFFSET_C is set to 0x040 and the 1 MHz low frequency oscillator is being used, then the offset from the start of Time Slot A to the start of Time Slot C is

Offset = $(64 \times 1 \ \mu s \times 64) = 4.096 \ ms$

The sampling rate is controlled by the low frequency oscillator. The low frequency oscillator is driven by one of three sources as described in the Clocking section.

If the sampling period is set too short to allow the enabled time slots to complete, a full cycle of enabled time slot samples are skipped, effectively reducing the overall sample rate. For example, if the sampling rate is set to $100~{\rm Hz}$ ($10~{\rm ms}$ period) and the total amount of time required to complete all enabled time slots is $11~{\rm ms}$, the next cycle of time slots does not begin until t = $20~{\rm ms}$, effectively reducing the sampling rate to $50~{\rm Hz}$.

If TIMESLOT_OFFSET_x is set too short to allow the previous time slot to finish, the time slot occurs immediately after the previous time slot. Time slots always occur in A through L order.

Using External Synchronization for Sampling

An external signal driven to a configured GPIO pin can be used to wake from sleep instead of the TIMESLOT_PERIOD_x counter, which allows external control of the sample rate and time. This mode of operation is enabled using the EXT_SYNC_EN bit and uses the GPIO pin selected by the EXT_SYNC_GPIO bit field. If using this feature, be sure to enable the selected GPIO pin as an input using the appropriate GPIO_PIN_CFGx bit field.

When operating with external synchronization, the device enters sleep first when set into go mode and waits for the next external synchronization signal before waking up. This external synchronization signal is then synchronized to the low frequency oscillator and then starts the wake-up sequence. If an additional external synchronization is provided prior to completing time slot operations, it is ignored.

EXECUTION MODES

A state machine in the low frequency oscillator clock domain controls sleep times, wake-up cycles, and the start of time slot operations. The low frequency oscillator serves as the time base for all time slot operations, controls the sample rates, and clocks the low frequency state machine. This state machine controls all operations and is controlled by the OP MODE bit.

Table 15. OP_MODE Bit Setting Descriptions

OP_MODE		/
Setting	Mode	Description
0	Off	All operations stopped. Time slot actions reset. Low power standby state.
1	Go	Transitioning to this state from off mode starts time slot operation.

At power-up and following any subsequent reset operations, the ADPD4100/ADPD4101 is in off mode. The user can write 0 to the OP_MODE bit to immediately stop operations and return to off mode.

Register writes that affect operating modes cannot occur during go mode. The user must enter off mode before changing the control registers. Off mode resets the digital portion of the ADC, all of the pulse generators, and the state machine.

When OP_MODE is set to 1, the device immediately starts the first wake-up sequence and time slot operations unless using an external synchronization trigger. If using an external synchronization trigger, the device enters the sleep state before the first wake-up and time slot regions begin.




Figure 24. Time Slot Operation with Offset Using TIMESLOT_OFFSET_x

HOST INTERFACE

The ADPD4100/ADPD4101 provide two methods of communication with the host, a SPI port and I²C interface. The device also provides numerous FIFO, data register, error, and threshold status bits, each of which can be provided by an interrupt function from a GPIO, read from status registers, or appended as optional status bytes at the end of a FIFO packet.

Interrupt Status Bits

Data Register Interrupts

The data interrupt status bits, INT_DATA_x for each time slot, are set every time the data registers for that time slot are updated. The state of the HOLD_REGS_x bit has no effect on the interrupt logic.

FIFO Threshold Interrupt

The FIFO threshold interrupt status bit, INT_FIFO_TH, is set when the number of bytes in the FIFO exceeds the value stored in the FIFO_TH register. The INT_FIFO_TH bit is cleared automatically when a FIFO read reduces the number of bytes below the value in the FIFO_TH register, which allows the user to set an appropriate data size for their host needs.

Level Interrupts

Two level interrupt status bits, INT_LEV0_x and INT_LEV1_x, provide an interrupt when the dark data or signal data values cross above or below a programmed threshold level.

Two comparison circuits are available per time slot. The INT_LEV0_x or INT_LEV1_x status bits are set when the data register update meets the criteria set by the associated

THRESH0_TYPE_x, THRESH0_DIR_x, THRESH0_CHAN_x settings, or by the associated THRESH1_TYPE_x, THRESH1_DIR_x, and THRESH1_CHAN_x settings.

The Level 0 interrupt operates as follows. The user sets an 8-bit threshold value in the THRESH0_VALUE_x bit field for the corresponding time slot. This value is then shifted to the left by anywhere from 0 bits to 24 bits, specified by the setting of the THRESH0_SHIFT_x bit field. A comparison is then made between the shifted threshold value and the register chosen by the THRESH0_TYPE_x bit field and the THRESH0_CHAN_x bit. The INT_LEV0_x status bit is set if the selected data register meets the criteria set in the THRESH0_DIR_x bit field. The Level 1 interrupt operates in the same fashion.

TIA Ceiling Detection Interrupts

Once the TIA Ceiling Detection is enabled, the TIA ceiling detection information is latched onto INT_TCLN1_x bits in register 0x0004 for channel 1 and INT_TCLN2_x bits in register 0x0005 for channel 2 separately for each timeslot. Therefore, the TIA ceiling detection information can be read for all enabled channels in all enabled timeslots separately. The latched status bits remain set until they are cleared, meaning that once the TIA is driven into the region above the threshold, the associated status bits turn to 1 and they remain set until they are cleared.

These status bits can be driven to Interrupt X or Interrupt Y by setting relevant registers in Table 31, or they can be monitored in optional status bytes.

Clearing Interrupt Status Bits

All status bits are set regardless of whether the status bit is routed to one of the interrupt outputs, Interrupt X or Interrupt Y. The status bits are independent of the interrupt enable bits. The status bits are always set by the corresponding event. The interrupt bits stay set until they are either manually or automatically cleared.

The user can manually clear a given interrupt by writing a 1 to the matching interrupt status bit. In addition, the data interrupt status bits can be configured to clear automatically. When the INT_ACLEAR_DATA_x or INT_ACLEAR_FIFO bit is set, the appropriate interrupt status bit is automatically cleared when any matching data register or FIFO register is read. Automatic clearing of the interrupt status bits removes the need to manually clear these interrupts.

Optional Status Bytes

There is an option to append each data packet with status bits. This option is useful for hosts that cannot spare an interrupt channel to service. The status bytes can each be individually selected in the FIFO_STATUS_BYTES register. Each bit in the FIFO_STATUS_BYTES register enables a status byte that is appended to the data packet in the FIFO. If any bit in the FIFO_STATUS_BYTES register is set to 1, the byte that is appended to the data packet contains the status bits, as shown in Table 16. Table 16 shows the order, enable bit, and contents of each status byte.

The 4-bit sequence number cycles from 0 to 15 and is incremented with wraparound every time the time slot sequence completes. This sequence number can also be made available bitwise on the GPIO pins.

Table 16. FIFO Status Byte Order and Contents

				Contents ¹						
Byte Order	Enable Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	ENA_STAT_SUM	0	0	Any LEV1_x	Any LEV0_x	4-bit sequence				
1	ENA_STAT_D1	DATA_H	DATA_G	DATA_F	DATA_E	DATA_D	DATA_C	DATA_B	DATA_A	
2	ENA_STAT_D2	0	0	0	0	DATA_L	DATA_K	DATA_J	DATA_I	
3	ENA_STAT_L0	LEV0_H	LEV0_G	LEV0_F	LEV0_E	LEV0_D	LEV0_C	LEV0_B	LEV0_A	
4	ENA_STAT_L1	LEV1_H	LEV1_G	LEV1_F	LEV1_E	LEV1_D	LEV1_C	LEV1_B	LEV1_A	
5	ENA_STAT_LX	LEV1_L	LEV1_K	LEV1_J	LEV1_I	LEV0_L	LEV0_K	LEV0_J	LEV0_I	
6	ENA_STAT_TC1 ²	TCLN1_H	TCLN1_G	TCLN1_F	TCLN1_E	TCLN1_D	TCLN1_C	TCLN1_B	TCLN1_A	
7	ENA_STAT_TC2 ²	TCLN2_H	TCLN2_G	TCLN2_F	TCLN2_E	TCLN2_D	TCLN2_C	TCLN2_B	TCLN2_A	
8	ENA_STAT_TCX ²	TCLN2_L	TCLN2_K	TCLN2_J	TCLN2_I	TCLN1_L	TCLN1_K	TCLN1_J	TCLN1_I	

¹ DATA_x refers to the data register interrupts for the corresponding time slot. LEV0_x and LEV1_x refer to Level 0 and Level 1 time slot interrupts, respectively, for Time Slot A through Time Slot L.

Interrupt Outputs, Interrupt X and Interrupt Y

The ADPD4100/ADPD4101 support two separate interrupt outputs, Interrupt X and Interrupt Y. Each interrupt has the option to be driven to any of the four GPIO pins. The two different interrupt outputs can be generated for a host processor if desired.

For example, the FIFO threshold interrupt, INT_FIFO_TH, can be routed to Interrupt X and used to drive the direct memory access (DMA) channel of the host, while the INT_FIFO_OFLOW and INT_FIFO_UFLOW interrupts can be routed to Interrupt Y and used to drive an additional host interrupt pin.

² These status bytes are associated with TIA Ceiling Detection. See Protecting Against TIA Saturation with TIA Ceiling Detection section for more information.

Another example case includes routing the data interrupt from a single time slot to Interrupt X and the FIFO threshold interrupt to Interrupt Y. The host receives one interrupt when the interrupt of that particular channel occurs and the host can then read that register directly. Interrupt Y, in this case, is handled by the host with DMA or with an interrupt. Each of the different interrupt status bits can be routed to Interrupt X or Interrupt Y, or both.

For each interrupt, there is an associated Interrupt X and Interrupt Y enable bit. See Table 31 for a full list of available interrupts that can be brought out on Interrupt X and Interrupt Y. The logic for the Interrupt X and Interrupt Y function is a logic AND of the status bit with its matching enable bit. All enabled status bits are then logically OR'ed to create the interrupt function. The enable bits do not affect the status bits.

General-Purpose I/Os

The ADPD4100/ADPD4101 provide four general-purpose I/O pins: GPIO0, GPIO1, GPIO2, and GPIO3. These GPIOs can be used as previously described in the Interrupt Outputs, Interrupt X and Interrupt Y section for interrupt outputs or for providing external clock signals to the device. The GPIOs can also be used for many different control signals, as synchronization controls to external devices, as well as test signals that are useful during system debugging. All of the available signals that can be brought out on a GPIOx pin are listed in Table 35.

IOVDD Supply Voltage Consideration

The ADPD4100/ADPD4101 can operate with IOVDD as low as 1.7V and as high as 3.6V. Bit field LOW_IOVDD_EN in register 0x00B4 is set to 0x1 for IOVDD lower than 3V. 0x1 is the default value for the bit field as the typical IOVDD value is 1.8V.

If 3V or higher is supplied as IOVDD, LOW_IOVDD_EN bit field must be set to 0x0 for proper operation.

SPI and I²C Interface

The ADPD4100 contains a SPI port, the ADPD4101 contains an I²C interface. The SPI and I²C interfaces operate synchronously with their respective input clocks and require no internal clocks to operate.

The ADPD4100/ADPD4101 have an internal power-on-reset circuit that sets the device into a known idle state during the initial power-up. After the power-on-reset has been released, approximately 2 μ s to 6 μ s after the DVDD supply is active, the device can be read and written through the SPI or I²C interface.

The registers are accessed using addresses within a 15-bit address space. Each address references a 15-bit register with one address reserved for the FIFO read accesses. For both the I²C and SPI interfaces, reads and writes auto-increment to the next register if additional words are accessed as part of the same access sequence. This automatic address increment occurs for all addresses except the FIFO address, one less than the FIFO address and the last used address, which is 0x277. Reads from the FIFO address continue to access the next byte from the FIFO.

SPI Operations

The SPI single register write operation is shown in Figure 25. The first two bytes contain the 15-bit register address and specifies that a write is requested. The remaining two bytes are the 16 data bits to write to the register. The register write occurs only when all 16 bits are shifted in prior to deassertion of the $\overline{\text{CS}}$ signal.

In addition, multiple registers can be written if additional 16-bit data is shifted in before deassertion of the $\overline{\text{CS}}$ signal. The register address automatically increments to the next register after each 16 bits of data.

The SPI single register read operation is shown in Figure 26. The first two bytes contain the 15-bit register address and specifies that a read is requested. Register bits are shifted out starting with the MSB. In addition, multiple registers can be read if additional 16-bit data is shifted out prior to deassertion of the $\overline{\text{CS}}$ signal.

It is recommended that reading from the FIFO is done byte wise. There is no requirement to read multiples of 16 bits.

I²C Operations

The I²C operations require addressing the device as well as choosing the register that is being read or written. An I²C register write is shown in Figure 27 and Figure 28. The SDA pin is bidirectional open drain, where different bit times are driven in a predetermined way by the master or the slave. The ADPD4101 acts as a slave on the I²C bus. Start and stop bit operations are shown as S and P in Figure 27 and Figure 28. The I²C port supports both 7-bit and 15-bit addresses. If accessing Address 0x007F or lower, a 7-bit address can be used. If the first address bit after the slave address acknowledge (ACK) is a 0, a 7-bit address is used, as shown in the short read and write operations (see Figure 27 to Figure 30). If the first bit after a slave address acknowledge is 1, a 15-bit address is used as shown in the long read and write operations (see Figure 31 and Figure 32).

Figure 27 shows the first half of the short register write operation. The first byte indicates that the ADPD4101 is being addressed with a write operation. The ADPD4101 indicates that it has been addressed by driving an acknowledge. The next byte operation is a write of the address of the register to be written. The MSB is the L/\overline{S} bit (long/short). When this bit is low, a 7-bit address follows. If the L/\overline{S} bit is high, a 15-bit address follows. The ADPD4101 sends an acknowledge following the register address.

The rest of the write operation is shown in Figure 28, which shows the two data bytes that are written to the 16-bit register. Registers are written only when all 16 bits are shifted in before a stop bit occurs. The ADPD4101 sends an acknowledge for each byte received. Additional pairs of byte operations can be repeated prior to the stop bit occurring. The address auto-increments after each complete write. Register writes occur only after each pair of bytes is written.

The I²C short read operations are shown in Figure 29 and Figure 30. Like the write operation, the first byte pair selects the ADPD4101 and specifies the register address (with the L/\overline{S} bit low) to read from.


Figure 30 shows the rest of the read operation. This sequence starts with a start bit, selects the ADPD4101, and indicates that a read operation follows. The ADPD4101 sends an acknowledge to indicate data to be sent. The ADPD4101 then shifts out the register read data one byte at a time. The host acknowledges each byte after it is sent by the ADPD4101, if additional bytes

are to be read. The same address incrementing is used for reads as well.

To read multiple bytes from the FIFO or from sequential registers, simply repeat the middle byte operation as shown in Figure 30.

The first portion of a long write operation is shown in Figure 31. The second half of the long write is the same as for the short write, as shown in Figure 28.

The first half of a long read operation is shown in Figure 32. The second half is the same as shown in Figure 30.



APPLICATIONS INFORMATION

OPERATING MODE OVERVIEW

The ADPD4100/ADPD4101 are effectively charge measuring devices that can interface with many different sensors enabling optical and electrical measurements in various healthcare, industrial and consumer applications, such as PPG, electrocardiography (ECG), electrodermal activity (EDA), impedance, capacitance, temperature measurements; gas, smoke, and aerosol detection. A selection of operating modes are built into the device to optimize each of the different sensor measurements supported.

ANALOG INTEGRATION MODE

Analog integration mode refers to the modes of operation where the incoming charge from the sensor response to a stimulus event is integrated by the integrator in the ADPD4100/ADPD4101. There are several different analog integration modes, including Continuous Connect Mode, Float Mode Operation, Pulse Connect Modulation, Modulation of Stimulus Source, Multiple Integration Mode and Sleep Float Mode.

There is also a Digital Integration Mode where the integrator is configured as a buffer and the ADC samples are digitally integrated (see Digital Integration Mode section for more information).

Connection Modulation Types

The ADPD4100/ADPD4101 use three different types of modulation connections to a sensor, controlled by the MOD_TYPE_x bit field. Table 17 shows the different functions controlled by this register. The default mode of operation is MOD_TYPE_x = 0, which is the mode where there is no modulation of the input connection, and is the mode used as described in the following Continuous Connect Mode section.

Table 17. Modulation Connections Based on MOD_TYPE_x

MOD_TYPE_x	Connect function
0	TIA is continuously connected to INx after the precondition period. There is no modulation of the input connection.
1	Float mode operation. The TIA is connected to INx only during the modulation pulse and disconnected (floated) between pulses.
2	Nonfloat mode connection modulation. The TIA is connected to INx during the modulation pulse and connected to the precondition value between pulses.

Continuous Connect Mode

Continuous connect mode is used for a single analog integration of incoming charge per ADC conversion and is the most common operating mode for the ADPD4100/ADPD4101. In continuous connect mode, most of the dynamic range of the integrator is used when integrating the charge from the sensor response to a single stimulus event, for example, an LED pulse.

TIA is continuously connected to the inputs after the precondition period by setting 0 to MOD_TYPE_x. Therefore, the input connection is not modulated in the continuous connect mode.

Continuous connect mode is the typical operating mode used for a PPG measurement, where an LED is pulsed into human tissue and the resultant charge from the photodiode response is integrated and subsequently converted by the ADC. Figure 33 shows an example of a typical PPG measurement circuit.




Figure 33. Typical PPG Measurement Circuit

Set the PRECON_x bit field to 0x5 to set the anode of the photodiode (PD) to the TIA_VREF potential during the preconditioning period. The VCx pin is connected to the cathode of the photodiode and is set to TIA_VREF + 250 mV to apply a 250 mV reverse bias across the photodiode, which reduces the photodiode capacitance and reduces the noise of the signal path. Set TIA_VREF to 1.27 V using the AFE_TRIM_VREF_x bit field for maximum dynamic range.

The LED pulse is controlled with the LED_OFFSET_x and LED_WIDTH_x bit field. The default LED offset (LED_OFFSET_x = 0x10) is 16 μ s from the end of the preconditioning period and is suitable for most use cases. Recommended LED pulse widths is 2 μ s when using the BPF. Short LED pulse widths provide the greatest amount of ambient light rejection and the lowest power dissipation. The period is automatically calculated by the ADPD4100/ADPD4101. The automatic calculation is based on the integration width selected and the number of ADC conversions. To use the automatic calculation, leave the MIN_PERIOD_x bit field at its default value of 0. If a longer period is desired, for example, if a specific pulse frequency is desired, use the MIN_PERIOD_x bit field to enable a longer period. In continuous connect mode using 2 μ s LED pulses, the automatic period calculation will be:

Period = (2+2*INTEG_WIDTH+(# channels enabled *(ADC_COUNT+1)))

The integration pulses are controlled with the INTEG_ OFFSET_x and INTEG_WIDTH_x bit fields. It is recommended that an integration width of 1 μ s greater than the LED width be used because the signal spreads due to the

response of the BPF. By setting the integration width 1 μ s wider than the LED width, a maximum amount of charge from the incoming signal is integrated.

The number of ADC conversions defaults to a single ADC conversion. However, oversampling is available for increased SNR. The ADC conversions can be set to 1, 2, 3, or 4, based on the ADC COUNT x bit field.

If two channels are enabled, Channel 1 occurs first, followed by Channel 2.

The total number of pulses is equal to NUM_INT_x × NUM_REPEAT_x. In continuous connect mode, NUM_INT_x

= 1 for a single integration sequence per ADC conversion. Therefore, the total number of pulses is controlled by NUM_REPEAT_x. Increasing the number of pulses reduces the noise floor of the measurement by a factor of \sqrt{n} , where n is the total number of pulses.

Figure 34 shows the timing operation where a single integration cycle is used per ADC conversion. Table 18 details the relevant registers using continuous connect mode for a PPG measurement.

Table 18. Continuous Connect Mode Settings

Time Slot A				
Group	Register Address ¹	Bit Field Name	Description	
Signal Path	0x0100[13:12]	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.	
Setup	0x0101[8:0]	AFE_PATH_CFG_x	Set to 0x0DA for TIA, BPF, integrator, and ADC.	
	0x0102[15:0]	INPxx_x	Enable desired inputs.	
	0x0103[14:12]	PRECON_x	Set to 0x5 to precondition anode of the photodiode to TIA_VREF.	
	0x0103[7:6], [1:0]	VCx_SEL_x	Set to 0x2 to set ~250 mV reverse bias across the photodiode.	
	0x0104[5:0]	TIA_GAIN_CHx_x	Select TIA gain.	
	0x0104[9:8]	AFE_TRIM_VREF_x	Set to 0x3 to set TIA_VREF = 1.27 V for maximum dynamic range.	
	0x0108[13:12]	MOD_TYPE_x	Set to 0 for continuous TIA connection to inputs following preconditioning.	
Timing	0x0109[7:0]	LED_OFFSET_x	Sets start time of first LED pulse in 1 μs increments. 0x10 default (16 μs)	
	0x0109[15:8]	LED_WIDTH_x	Sets width of LED pulse in 1 µs increments. 2 µs recommended.	
	0x010A[4:0]	INTEG_WIDTH_x	Integration time in µs. Set to LED_WIDTH_x + 1.	
	0x010B[12:0]	INTEG_OFFSET_x	Integration sequence start time = INTEG_OFFSET_x. Optimize as described in the Optimizing Position of Integration Sequence section.	
	0x0107[15:8]	NUM_INT_x	Set to 1 for a single integration per group of ADC conversions.	
	0x0107[7:0]	NUM_REPEAT_x	With $NUM_INT_x = 1$, NUM_REPEAT_x sets the total number of pulses.	
LED Settings	0x0105[15],[7], 0x0106[15],[7]	LED_DRIVESIDEx_x	Select LED for time slot used.	
	0x0105[14:8],[6:0], 0x0106[14:8],[6:0]	LED_CURRENTx_x	Set LED current for selected LED.	
Integrator Chop Mode ²	0x010D[7:4]	SUBTRACT_x	Four-pulse subtract pattern. Set to 1 to negate the math operation in the matching position in a group of four pulses. The LSB maps to the first pulse.	
	0x010D[3:0]	REVERSE_INTEG_x	Four-pulse integration reverse pattern. Set to 1 to reverse the integrator positive and negative pulse order in the matching position in a group of four pulses. The LSB maps to the first pulse.	

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

Optimizing Position of Integration Sequence

It is critical that the zero crossing of the output response of the BPF be aligned with the integration sequence such that the positive integration is aligned with the positive portion of the BPF output response and the negative integration is aligned with the negative portion of the BPF output response (see *Figure 34*).

A simple test to find the zero crossing is to setup the circuit so that the LED is reflecting off a reflector at a fixed distance from the photodiode such that a steady dc level of photodiode current is provided to the ADPD4100/ADPD4101. Monitor the output while sweeping the integrator offset,

INTEG_OFFSET_x[12:5], from a low value to a high value in 1 µs steps. The zero crossing is located when a relative maxima is

² See Improving SNR Using Integrator Chopping section for more information about integrator chopping mode.

seen at the output. The zero crossing can then be identified with much finer precision by sweeping the INTEG_OFFSET_x[4:0] bit field in 31.25 ns increments. It is critical to identify the zero crossing in such a fine precision to achieve the highest SNR performance.

The optimal timing point is a function of TIA bandwidth which will vary with TIA gain. To achieve the maximum SNR at each TIA gain setting, it is recommended that the user find the Start of timeslot

optimal timing point at each TIA gain setting for a given use case. Since there is minimal part to part variation in this optimal timing point, that same integrator offset timing for each gain setting can be used for all parts. If the user would like to use the same integrator timing for all TIA gain settings without re-optimizing for each TIA gain setting, the 200k TIA gain optimal timing must be used for the other TIA gain settings.




Figure 34. Single analog integration per ADC conversion with Continuous Connect Mode

Improving SNR Using Multiple Pulses

The ADPD4100/ADPD4101 use very short LED pulses, on the order of 2 μs or 3 μs . The SNR of a single pulse is approximately 68 dB to 74 dB, depending on the TIA gain. The SNR can be extended to $\sim\!100$ dB by increasing the number of pulses per sample and filtering to a relevant signal bandwidth, for example, 0.5 Hz to 20 Hz for a heart rate signal. The SNR increases as the square root of the number of pulses. Thus, for every doubling of pulses, 3 dB of SNR increase is achieved. The number of pulses is increased with the NUM_REPEAT_x bit field.

Improving SNR Using Integrator Chopping

The last stage in the ADPD4100/ADPD4101 datapath is a charge integrator. The integrator uses an on and off integration sequence, synchronized to the emitted light pulse, which acts as an additional high-pass filter to remove offsets, drifts, and low frequency noise from the previous stages. However, the integrating amplifier can itself introduce low frequency signal content. The ADPD4100/ADPD4101 have a mode that enables additional chopping in the digital domain to remove this signal. Chopping is achieved by using an even number of pulses per sample and inverting the integration sequence for half of those sequences. When the math is done to combine the digitized result of each of the pulses of the sample, the sequences with an inverted integrator sequence are subtracted and the sequences with a normal integrator sequence are added. An example

diagram of the integrator chopping sequence is shown in Figure 35.

The result of chopping is that any low frequency signal contribution from the integrator is eliminated, leaving only the integrated signal and resulting in higher SNR, especially at higher numbers of pulses and at lower TIA gains where the noise contribution of the integrator becomes more pronounced.

Digital chopping is enabled using the registers and bits detailed in Table 19. The bit fields define the chopping operation for the first four pulses. This 4-bit sequence is then repeated for all subsequent sequence of four pulses. In Figure 35, a sequence is shown where the second and fourth pulses are inverted while the first and third pulses remain in the default polarity (noninverted). This configuration is achieved by setting the REVERSE_INTEG_x bit field = 0xA to reverse the integration sequence for the second and fourth pulses. To complete the operation, the math must be adjusted by setting the SUBTRACT_x bi field = 0xA. An even number of pulses must be used with integrator chop mode.

Since integrator chopping eliminates the low frequency noise contribution from the integrator, it is recommended to keep the integrator chopping mode always enabled in Continuous Connect Mode to get the best SNR performance.

When using integrator chopping, the ADC offset bit fields, CH1_ADC_ADJUST_x and CH2_ADC_ADJUST_x, must be set to 0, because when the math is adjusted to subtract inverted

integration sequences while default integration sequences are added, any digital offsets at the output of the ADC are automatically eliminated. Integrator chop mode also eliminates the need to manually null the ADC offsets at startup in a typical application. Note that the elimination of the offset using chop mode can clip at least half of the noise signal when no input signal is present, which makes it difficult to measure the noise floor during characterization of the system. There are three options for performing noise floor characterization of the system.

- Chop mode disabled.
- Chop mode enabled but with a minimal signal present at the input, which increases the noise floor enough such that it is no longer clipped.
- Setting the ZERO_ADJUST_x bit = 1, which adds 2048 codes to the end result.




Figure 35. Diagram of Integrator Chopping Sequence

Table 19. Register Settings for Integrator Chop Mode

Group	Time Slot A Register Address ¹	Bit Field Name	Description
Integrator Chop Mode	0x010D[7:4]	SUBTRACT_x	Four-pulse subtract pattern. Set to 1 to negate the math operation in the matching position in a group of four pulses. The LSB maps to the first pulse.
	0x010D[3:0]	REVERSE_INTEG_x	Four-pulse integration reverse pattern. Set to 1 to reverse the integrator positive and negative pulse order in the matching position in a group of four pulses. The LSB maps to the first pulse.

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x010D is the location for SUBTRACT_A. For Time Slot B, this register is at Address 0x012D, For Time Slot C, this register is at Address 0x014D. For Time Slot D, this register is at Address 0x016D, and so on.

Float Mode Operation

The ADPD4100/ADPD4101 have a unique operating mode, float mode, that allows high SNR at low power in low light situations. In float mode, the photodiode is first preconditioned to a known state and then the photodiode anode is disconnected from the receive path of the device for a preset amount of float time. During the float time, light falls on the photodiode, either from ambient light, pulsed LED light, or a combination of the two depending on the operating mode. Charge from the sensor is stored directly on the capacitance of the sensor, CPD. At the end of the float time, the photodiode is switched into the receive path of the ADPD4100/ADPD4101 and an inrush of the accumulated charge occurs, which is then integrated, allowing the maximum amount of charge to be processed per pulse with the minimum amount of noise added by the signal path. The charge is integrated externally on the capacitance of the photodiode for as long as it takes to acquire maximum charge, independent of the amplifiers of the signal path, effectively integrating charge noise free. Float mode allows the user the flexibility to increase the amount of charge per measurement by either increasing the LED drive current or by increasing the float time.

In float mode, the signal path bypasses the BPF and uses only the TIA and integrator. The BPF is bypassed because the shape of the signal produced when transferring the charge from the photodiode by modulating the connection to the TIA can differ across devices and conditions. A filtered signal from the BPF is not able to be reliably aligned with the integration sequence. Therefore, the BPF cannot be used. In float mode, the entire charge transfer is integrated in the negative cycle of the integrator and the positive cycle cancels any offsets.

Float LED Mode for Synchronous LED Measurements

Float LED mode is desirable in low signal conditions where the CTR is below 5 nA/mA. In addition, float mode is an ideal option when limiting the LED drive current of the green LEDs in a heart rate measurement to keep the forward voltage drop of the green LED to a level that allows the elimination of a boost converter for the LED supply. For example, the LED current can be limited to 10 mA to ensure that the LED voltage drop is $\sim\!\!3$ V so that it can operate directly from the battery without the need of a boost converter. Float mode accumulates the received charge during longer LED pulses without adding noise from the signal path, effectively yielding the highest SNR per photon attainable.

In float LED mode, multiple pulses are used to cancel electrical offsets, drifts, and ambient light. To achieve this ambient light rejection, an even number of equal length pulses are used. For every pair of pulses, the LED flashes in one of the pulses and does not flash in the other. The return from the combination of the LED, ambient light, and offset is present in one of the pulses. In the other, only the ambient light and offset is present. A subtraction of the two pulses is made that eliminates ambient light as well as any offset and drift. It is recommended to use groups of four pulses for measurement where the LED is flashed on Pulse 2 and Pulse 3. The accumulator adds Pulse 2 and Pulse 3 and then subtracts Pulse 1 and Pulse 4. To gain additional SNR, use multiple groups of four pulses.

For each group of four pulses, the settings of LED_DISABLE_x determine if the LED flashes in a specific pulse position. Which pulse positions are added or subtracted is configured in the SUBTRACT_x bit field. These sequences are repeated in groups of four pulses. The value written to the FIFO or data registers is dependent on the total number of pulses per sample period. With NUM_INT_x set to 1, NUM_REPEAT_x determines the total number of pulses. For example, if the device is set up for 32 pulses, the four-pulse sequence, as defined in

LED_DISABLE_x and SUBTRACT_x, repeats eight times and a single register or FIFO write of the final value based on 32 pulses executes.

In float mode, the MIN_PERIOD_x bit field must be set to control the pulse period. The automatic period calculation is not designed to work with float mode. Set the MIN_PERIOD_x bit field, in 1 µs increments, to accommodate the amount of float time and connect time required.

Placement of the integration sequence is such that the negative phase of the integration is centered on the charge transfer phase. The TIA is an inverting stage. Therefore, placing the negative phase of the integration during the transferring of the charge from the photodiode causes the integrator to increase with the negative going output signal from the TIA.

In the example shown in Figure 36, the LED flashes in the second and third pulses of the four-pulse sequence. SUBTRACT_x is set up to add the second and third pulses while subtracting the first and fourth pulses, effectively cancelling out the ambient light, electrical offsets, and drift.

Table 20 details the relevant registers for float LED mode.




Figure 36. Four-Pulse Float Mode Operation

Table 20. Float LED Mode Settings

1	Time Slot A		
Group	Register Address ¹	Bit Field Name	Description
Signal Path Setup	0x0100[13:12]	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.
	0x0100[11:10]	INPUT_R_SELECT_x	Set to $0x0$ for 500Ω series input resistor.
	0x0101[8:0]	AFE_PATH_CFG_x	Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF.
	0x0102[15:0]	INPxx_x	Enable desired inputs.
	0x0103[14:12]	PRECON_x	Set to 0x4 to precondition anode of photodiode to the input of the TIA.
	0x0103[7:6],[1:0]	VCx_SEL_x	Set to 0x2 to set ~250 mV reverse bias across photodiode.
	0x0104[5:0]	TIA_GAIN_CHx_x	Select TIA gain (100 k Ω or 200 k Ω for float mode).
	0x0104[9:8]	AFE_TRIM_VREF_x	Set to 0x2 to set TIA_VREF = 0.9 V.

Group	Time Slot A Register Address ¹	Bit Field Name	Description		
Float Mode	0x0107[15:8]	NUM_INT_x	Set to 1 for a single integration per group of ADC conversions.		
Configuration	0x0107[7:0]	NUM_REPEAT_x	Number of sequence repeats. Must be set to a multiple of 2 for float mode.		
	0x0108[13:12]	MOD_TYPE_x	Set to 0x1 for float mode operation.		
	0x0108[9:0]	MIN_PERIOD_x	Set the period to accommodate float time plus connect time, in 1 µs increments.		
	0x010A[4:0] 0x010A[10:8]	INTEG_WIDTH_x CH1_AMP_DISABLE_x	Integration time in µs. Set to MOD_WIDTH_x + 1. Set 0x10A[9] to 1 to power down bandpass filter.		
	0x010B[12:0]	INTEG_OFFSET_x	Integration sequence start time. Set to (MOD_OFFSET_x – INTEG_WIDTH_x – 250ns).		
	0x010C[15:8]	MOD_WIDTH_x	Sets width of connect pulse in 1 μ s increments. Typical values of 2 μ s or 3 μ s.		
	0x010C[7:0]	MOD_OFFSET_x	Sets start time of first connect pulse in 1 µs increments.		
	0x010D[7:4]	SUBTRACT_x	In any given sequence of four pulses, negate the math operation in the selected position. Selections are active high (that is, subtract if 1) and the LSB of this register maps to the first pulse. For a float mode sequence, add pulses when the LED flashes and subtract pulses when the LED is disabled, according to LED_DISABLE_x.		
LED Settings	0x0105[15],[7] 0x0106[15],[7]	LED_DRIVESIDEx_x	Select LED for time slot used.		
	0x0105[14:8],[6:0], 0x0106[14:8],[6:0]	LED_CURRENTx_x	Set LED current for selected LED.		
	0x0109[7:0]	LED_OFFSET_x	Sets start time of first LED pulse in 1 µs increments.		
	0x0109[15:8]	LED_WIDTH_x	Sets width of LED pulse in 1 µs increments.		
	0x010D[15:12]	LED_DISABLE_x	In any given sequence of four pulses, disable the LED pulse in the selected position. Selections are active high (that is, disable LED if 1) and the LSB of this register maps to the first pulse. For a sequence of four pulses, it is recommended to fire the LED in the second and third pulses by writing 0x9 to this register.		

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on

Float Mode Limitations

When using float mode, the limitations of the mode must be well understood. For example, a finite amount of charge can accumulate on the capacitance of the photodiode, and there is a maximum amount of charge that can be integrated by the integrator. Based on an initial reverse bias of 250 mV on the photodiode and assuming that the photodiode begins to become nonlinear at \sim 200 mV of forward bias, there is \sim 450 mV of headroom for the anode voltage to increase from its starting point at the beginning of the float time before the charge ceases to accumulate in a linear fashion. It is desirable to operate only in the linear region of the photodiode (see Figure 37). To verify that float mode is operating in the linear region of the diode, the user can perform a simple check. Record data at a desired float time and then record data at half the float time. The recommended ratio of the two received signals is 2:1. If this ratio does not hold true, the diode is likely beginning to forward bias at the longer float time and becomes nonlinear.

The maximum amount of charge that can be stored on the photodiode capacitance and remain in the linear operating region of the sensor is estimated by

$$Q = C_{PD}V$$

where:

Q is the integrated charge.

 C_{PD} is the capacitance of the photodiode.

V is the amount of voltage change across the photodiode before the photodiode becomes nonlinear.

For a typical discrete optical design using a 7 mm² photodiode with 70 pF capacitance and 450 mV of headroom, the maximum amount of charge that can be stored on the photodiode capacitance is 31.5 pC.





Figure 37. Integrated Charge on the Photodiode (PD) vs. Float Time

In addition, consider the maximum amount of charge the integrator of the ADPD4100/ADPD4101 can integrate. The integrator can integrate up to 7.6 pC. When this charge is referred back to the input, consider the TIA gain. When the TIA gain is at 200 k Ω , the input referred charge is at a 1:1 ratio to the integrated charge on the integrator. For 100 k Ω gain, it is 2:1. For 50 k Ω gain, it is 4:1. For 25 k Ω gain, it is 8:1. For the previous example using a photodiode with 70 pF capacitance, use a 50 k Ω TIA gain and set the float timing such that, for a single pulse, the output of the ADC is at 70% of full scale, which is a typical operating condition. Under these operating conditions, 5.3 pC integrates per pulse by the integrator for 21.2 pC of charge accumulated on the photodiode capacitance. The amount of time to accumulate charge on CPD is inversely proportional to CTR. TIA gain settings of 100 k Ω or 200 k Ω may be required based on the CTR of the measurement and how much charge can be accumulated in a given amount of time. Ultimately, the type of measurement being made (ambient or pulsed LED), the photodiode capacitance, and the CTR of the system determine the float times.

Pulse Connect Modulation

Pulse connect modulation is useful for ambient light measurements or any other sensor measurements that do not require a synchronous stimulus. This mode works by preconditioning the sensor to some level selected by the PRECON_x bit field and then only connecting the sensor to the input of the TIA during the modulation pulse. When not connected to the TIA, the sensor is connected to a low input impedance node at the TIA_VREF voltage. Any sensor current during this time is directed into the AFE. Therefore, no charge accumulates on the sensor. This lack of charge accumulation is in contrast to float mode, which fully disconnects the sensor between modulation pulses. The MOD_ TYPE_x bit field must be set to 0x2 for pulse connect mode. The advantage of using this mode for nonsynchronous sensor measurements is that it allows the user to take advantage of the noise performance benefits of the full signal path using the BPF and integrator. Figure 38 shows a timing diagram for pulse connect modulation type measurements.



Modulation of Stimulus Source

The ADPD4100/ADPD4101 have operating modes that modulate the VC1 and VC2 signals. These modes are useful for providing a pulsed stimulus to the sensor being measured. For example, a bioimpedance measurement can be made where one electrode to the human is being pulsed by the VC1 or VC2 output and the response is measured on a second electrode connected to the TIA input. This mode is also useful for a capacitance measurement, as shown in Figure 39, where one of the VCx pins is connected to one side of the capacitor and the other side is connected to the TIA input.




Figure 39. Modulate Stimulus for Capacitance Measurement

The BPF is bypassed for this measurement. When a stimulus pulse is provided on the VCx pin, the capacitor response is a positive spike on the rising edge that then settles back toward TIA_VREF, followed by a negative spike on the falling edge of the stimulus pulse. The integration sequence is centered such that the positive and negative integration sequences completely integrate the charge from the positive and negative TIA responses, respectively (see Figure 40).

Pulsing of the VC1 and VC2 pins is controlled by the VCx_PULSE_x, VCx_ALT_x, and VCx_SEL_x bit fields while timing of the modulation is controlled by the MOD_OFFSET_x and MOD_WIDTH_x bit fields. Table 21 shows the relevant registers for modulating the stimulus to the sensor.

Mutual-Capacitance Based Proximity Measurement

One of the applications of ADPD 4100/ADPD4101 based on capacitance measurement is the proximity measurement. Mutual-capacitance based proximity measurement application, for example, is based on modulation of stimulus source in principle, and is shown in Figure 39. However, this application requires two electrodes along with the circuit shown in Figure 39, one of which is connected to an input of ADPD4100/ADPD4101 and the other connected to VC1 or VC2. The capacitor between INx and VCx in this case is the representation of the capacitance formed between two electrodes, instead of a physical capacitor.

Proximity event represents the proximity of tissue to the two electrodes mentioned. At the proximity event, a capacitance of ΔC is formed between the electrodes and human tissue. ΔC varies due to the varying proximity of tissue to the electrodes. Therefore, total capacitance, which is the sum of the capacitance of the capacitance between two electrodes represented as C and

the capacitance ΔC formed between human tissue and the electrode, changes. One can determine the changing proximity by reading the change in ADC output when ΔC is induced through the change in the proximity of the human tissue. To be able to determine proximity, baseline measurement without tissue in proximity has to be taken either at the same input, or at another input with an electrode attached and configured the same way.

Integrator timing width should be long enough to allow the positive TIA response to fully settle before the negative edge of the TIA response happens. Also, as in Figure 40, the integration timing has to be centered, so that the positive and negative integration sequences completely integrate the charge from the positive and negative TIA responses, which is essential to integrate the maximum AC charge.

Then, ΔC is a proportionate to the change in ADC output, which is a function of the charge integrated, read at the proximity event. For example, when VC2 is pulsed by 250 mV, by setting VC2_PULSE bit field to 2, VC2_ALT bit field to 2 and VC2_SEL bit field to 2, ΔC is calculated as follows:

 $\Delta C = (-\Delta(ADC \text{ output in LSB}) * 0.92 \text{ fC/LSB *}(Rint/2Rf)/# \text{ of pulses})/(2*0.25V)$

Table 21 shows the relevant registers for this measurement.




Figure 40. Timing Diagram for Modulate Stimulus Operation

Table 21. Modulate Stimulus Settings

Group	Time Slot A Register Address ¹	Bit Field Name	Description
Modulate Stimulus Setup	0x0100[13:12]	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.
	0x0101[8:0]	AFE_PATH_CFG_x	Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF.
	0x0102[15:0]	INPxx_x	Enable desired inputs.
	0x0103[14:12]	PRECON_x	Set to 0x5 to precondition sensor to TIA_VREF.
	0x0103[11:10],[5:4]	VCx_PULSE_x	VCx pulse control. Set to 0x2 to pulse to the alternate voltage during a modulation pulse.

	0x0103[9:8],[3:2]	VCx_ALT_x	Select the alternate state for VCx during the modulation pulse.
	0x0103[7:6],[1:0]	VCx_SEL_x	Set to 0x1 to set VCx to TIA_VREF as primary state.
	0x0104[5:0]	TIA_GAIN_CHx_x	Select TIA gain.
	0x0104[9:8]	AFE_TRIM_VREF_x	Set to 0x2 to set TIA_VREF = 0.9 V.
Modulate Stimulus Timing	0x010C[7:0]	MOD_OFFSET_x	Sets start time of first modulation pulse in 1 µs increments.
	0x010C[15:8]	MOD_WIDTH_x	Sets width of modulation pulse in 1 µs increments. Typical values of 6 µs to 12 µs.
	0x010A[4:0]	INTEG_WIDTH_x	Integration time in µs. Set to MOD_WIDTH_x + 1 or MOD_WIDTH_x + 2.
	0x010A[10:8]	CH1_AMP_DISABLE_x	Set 0x10A[9] to 1 to power down bandpass filter.
	0x010B[12:0]	INTEG_OFFSET_x	Integration sequence start time. Set to MOD_OFFSET_x - 1 (if INTEG_WIDTH = MOD_WIDTH - 1) or MOD_OFFSET_x - 2 (if INTEG_WIDTH = MOD_WIDTH - 2) and then sweep INTEG_OFFSET_x[4:0] in 31.25ns steps to find optimal operating point.
	0x0107[15:8]	NUM_INT_x	Set to 1 for a single integration per ADC conversion
	0x0107[7:0]	NUM_REPEAT_x	Number of sequence repeats. SNR increases as \sqrt{n} , where $n = NUM_REPEAT \times NUM_INT$.
	0x0108[13:12]	MOD_TYPE_x	Set to 0x00 for continuous TIA connection.

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

Self-Capacitance Based Proximity Measurement

Capacitive proximity measurements can be done by measuring self-capacitance based too. As in mutual-capacitance based proximity measurement, bypass filter(BPF) is bypassed through setting AFE PATH CFG bit field to 0E6.

Self-capacitance based proximity measurement, however, requires only one electrode connected to one of the inputs of ADPD4100/ADPD4101. Capacitance measurement in this case is done via creating the voltage difference by pulsing TIA_VREF while the input used is preconditioned to TIA_VREF, and reading the change in ADC output when ΔC is induced through the change in the proximity of the human tissue.

This measurement modality makes use of the capacitance of the human body to the earth, and ΔC formed due to tissue proximity. That allows for the use of TIA_VREF pulsing at the input as a voltage difference needed to measure ΔC . Figure 41 shows a representation of this measurement.




Figure 41. Self-Capacitance Measurement

Since TIA_VREF is pulsed at the input, all the extra voltage at pulsing shows up the same way at the TIA output. Therefore, TIA has only a positive response as opposed to the mutual-capacitance based measurement. Integration sequence has to be centered in such a way that all the DC shift is canceled and remaining small AC charge due to the change in proximity is integrated. Figure 42 shows integration sequence timing with respect to TIA_VREF pulse in order to cancel DC shift and integrate AC charge. The constant part in the TIA output represents the DC charge, and it has to be canceled by the integration sequence, so that only the surge charge accumulation at the positive and the negative edges of the TIA_VREF pulse would be integrated.

However, there is still a need to have the baseline measurement without tissue in proximity to be able to determine true ΔC , which is proportionate to the change in ADC output, read at the proximity event.

 ΔC can be calculated as follows. For example, when TIA_VREF is pulsed from 0.9V to 1.14V by setting VREF_PULSE_VAL bit field to 0, AFE_TRIM_VREF bit field to 2 and VREF_PULSE bit field to 1, ΔC then becomes:

 $\Delta C = (\Delta(ADC \text{ output in LSB}) * 0.92 \text{ fC/LSB *}(Rint/2Rf)/# of pulses)/(2*(1.14V-0.9V)) F$

Table 22 summarizes the relevant registers for this measurement. Integrator chopping mode can be enabled for this measurement.




Figure 42. Timing Diagram for Self-Capacitance Based Proximity Measurement

Table 22. Relevant Registers for Self-Capacitance Based Proximity Measurement

	Time Slot A		
Group	Register Address ¹	Bit Field Name	Description
Modulate Stimulus Setup	0x0100[13:12]	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.
	0x0101[8:0]	AFE_PATH_CFG_x	Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF.
	0x0102[15:0]	INPxx_x	Enable desired inputs.
	0x0103[14:12]	PRECON_x	Set to 0x5 to precondition sensor to TIA_VREF.
	0x0104[5:0]	TIA_GAIN_CHx_x	Select TIA gain.
	0x0104[7:6]	VREF_PULSE_VAL_x	Select 0x0 to pulse TIA_VREF to 1.14 V.
	0x0104[9:8]	AFE_TRIM_VREF_x	Set to 0x2 to set TIA_VREF = 0.9 V.
	0x0104[10]	VREF_PULSE_x	Set to 0x1 to pulse TIA_VREF.
Modulate Stimulus Timing	0x010C[7:0]	MOD_OFFSET_x	Sets start time of first modulation pulse in 1 μs increments. Typical value of 16 μs.
	0x010C[15:8]	MOD_WIDTH_x	Sets width of modulation pulse in 1 μs increments. Typical value of 6 μs.
	0x010A[4:0]	INTEG_WIDTH_x	Integration time in µs. Typical value of 10 µs.
	0x010A[10:8]	CH1_AMP_DISABLE_x	Set 0x10A[9] to 0x1 to power down bandpass filter.
	0x010B[12:0]	INTEG_OFFSET_x	Integration sequence start time. Set to typical value of 9 µs and then sweep INTEG_OFFSET_x[4:0] in 31.25ns steps to find optimal operating point.
	0x0107[15:8]	NUM_INT_x	Set to 1 for a single integration per ADC conversion
	0x0107[7:0]	NUM_REPEAT_x	Number of sequence repeats. SNR increases as \sqrt{n} . where $n = NUM_REPEAT \times NUM_INT$.
	0x0108[13:12]	MOD_TYPE_x	Set to 0x00 for continuous TIA connection.

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

Multiple Integration Mode

Multiple integration mode provides multiple analog integrations of incoming charge per ADC conversion. This mode is most useful when there is a very small response that uses a small amount of the available dynamic range per stimuli event. Multiple integration mode allows multiple integrations of charge prior to an ADC conversion so that a larger amount of the available dynamic range of the integrator is utilized.

Figure 43 shows multiple integration mode using the LED as the stimulus. The number of LED pulses and subsequent integrations of charge from the PD response is determined by the setting of the NUM_INT_x bit field. Following the final

integration, there is a single ADC conversion. This process is repeated NUM_REPEAT_x times.

Prior to setting the number of integrations using the NUM_INT_x bit field, set the TIA gain to $200\,k\Omega$ and determine the optimal LED current setting, which should be close to the maximum current. When the TIA gain and LED current are set, measure how much of the integrator dynamic range is used to integrate the charge created by a single LED pulse. If the amount of integrator dynamic range used for a single pulse is less than half the available dynamic range, it may be desirable to use multiple integrations prior to an ADC conversion. For example, if the amount of integrator dynamic range used for a single pulse is 1/8 of the available dynamic

range, set NUM_INT_x to 0x6 to use six pulses and integrations, using most of the available dynamic range (75%) per ADC conversion while leaving 25% of headroom for margin so that the integrator does not saturate as the input level varies. As each pulse is applied to the LED, the charge from the response is integrated and held. The charge from the response to each subsequent pulse is added to the previous total integrated charge, as shown in Figure 43, until NUM_INT_x integrations is reached.

In multiple integration mode, the minimum period is automatically calculated. In the example shown, the minimum period is calculated at $2 \times INTEG_WIDTH_x$ so that subsequent pulses occur immediately following the completion of the previous integration. Extra time is automatically added to Start of timeslot

accommodate the ADC conversions at the end of NUM_INT_x integrations.

Use NUM_REPEAT_x to increase the iterations to improve the overall SNR. The entire multiple integration per ADC conversion process repeats NUM_REPEAT_x number of times. Increasing NUM_REPEAT_x serves the same purpose as multiple pulses in single integration mode, where n pulses improve the SNR by \sqrt{n} . In multiple integration mode, the SNR increases by \sqrt{n} , where n = NUM_REPEAT_x. The total number of LED pulses in this mode is equal to NUM_INT_x × NUM_REPEAT_x.

Integrator chopping mode is recommended for multiple integration mode for the best SNR performance.




Figure 43. Multiple Integration Mode with LED as Stimulus

Table 23. Relevant Settings for Multiple Integration Mode

Group	Time Slot A Register Address ¹	Bit Field Name	Description					
Multiple Integration	0x0100[13:12]	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.					
Mode Using LED	0x0101[8:0]	AFE_PATH_CFG_x	Set to 0x0DA for TIA, BPF, integrator, and ADC.					
as Stimulus	0x0102[15:0]	INPxx_x	Enable desired inputs.					
	0x0103[14:12]	PRECON_x	Set to 0x5 to precondition anode of the photodiode to TIA_VREF.					
	0x0103[7:6],[1:0]	VCx_SEL_x	Set to 0x2 to set ~250 mV reverse bias across photodiode.					
	0x0104[5:0]	TIA_GAIN_CHx_x	Set the TIA gain to $200 \text{ k}\Omega$.					
1	0x0104[9:8]	AFE_TRIM_VREF_x	Set to 0x3 to set TIA_VREF = 1.27 V for maximum dynamic range.					
Timing	0x0107[15:8] 0x0107[7:0]	NUM_INT_x NUM_REPEAT_x	Set to a number that utilizes most of the dynamic range of integrator available, leaving some margin for fluctuations in input level. Set NUM_REPEAT_x to the number of times to repeat the multiple integration sequence. SNR increases by a factor of √(NUM_REPEAT_x).					
			Total number of pulses is equal to NUM_REPEAT_x × NUM_INT_x.					
	0x010A[4:0]	INTEG_WIDTH_x	Integration time in μ s. Set to LED_WIDTH_x + 1.					
	0x010B[12:0]	INTEG_OFFSET_x	Integration sequence start time = INTEG_OFFSET_x. Optimize as described in the Optimizing Position of Integration Sequence section.					
LED Settings	0x0105[15],[7],	LED_DRIVESIDEx_x	Select LED for time slot used.					
	0x0106[15],[7] 0x0105[14:8],[6:0] 0x0106[14:8],6:0]	LED_CURRENTx_x	Set LED current for selected LED.					

Rev. Pr0.6 | Page 37 of 99

Integrator Chop Mode	0x010D[7:4]	SUBTRACT_x	Four-pulse subtract pattern. Set to 1 to negate the math operation in the matching position in a group of four pulses. The LSB maps to the first pulse.						
	0x010D[3:0]	REVERSE_INTEG_x	Four-pulse integration reverse pattern. Set to 1 to reverse the integrator positive and negative pulse order in the matching position in a group of four pulses. The LSB maps to the first pulse.						

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120, For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

DIGITAL INTEGRATION MODE

The ADPD4100/ADPD4101 support a digital integration mode to accommodate sensors that require longer pulses than can be supported in the typical analog integration modes. Digital integration mode also allows the system to use a larger LED duty cycle than the analog integration modes, which may result in the highest achievable levels of SNR, at the expense of lower ambient light rejection.




Figure 44. Signal Path for Digital Integration Mode

In digital integration mode, the BPF is bypassed and the integrator is configured as a buffer, resulting in the signal path shown in Figure 44. Digital integration regions are configured by the user and separated into lit and dark regions. The LED is pulsed in the lit region, and the LED is off in the dark region. ADC samples are taken at 1 µs intervals within the lit and dark regions and are then digitally integrated. The integration of the ADC samples from the dark region is subtracted from the integration of the ADC samples from the lit region and the result is written into the relevant signal output data registers.

The sum of the samples from just the dark region are available in the dark output data registers. Both signal and dark values can be written to the FIFO.

The ADPD4100/ADPD4101 support one-region and two-region digital integration modes. In one-region digital integration mode, an equal number of dark and lit samples are taken where all of the dark samples are taken in the dark region just prior to the lit region. One-region digital integration mode is illustrated in the timing diagram in Figure 45. In two-region digital integration mode, an equal number of dark and lit samples are taken. However, the dark region is split such that half of the samples are taken in the dark region prior to the lit region, and the other half is taken in the dark region following the lit region. The two-region digital integration mode results in higher ambient light rejection than the one-region digital integration mode in situations with a varying ambient light level. A timing diagram for two-region digital integration mode is shown in Figure 46.

Table 24 shows the relevant register settings for the digital integration modes of operation. Note that only a single channel can be used in digital integration mode. Two channels are not supported for digital integration mode of operation. The MIN_PERIOD_x bit field must also be manually set with the correct period because the minimum period is not automatically calculated in digital integration mode.




Figure 45. One-Region Digital Integration Mode Timing Diagram




Figure 46. Two-Region Digital Integration Mode Timing Diagram

Table 24. Relevant Settings for Digital Integration Modes

	Time Slot A		A/					
Group	Register Address ¹	Bit Field Name	Description					
Signal Path Setup	0x0100[13:12]	SAMPLE_TYPE_x	Set to 0x1 for one-region digital integration mode. Set to 0x2 for two-region digital integration mode.					
	0x0101[8:0]	AFE_PATH_CFG_x	Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF. Integrator is automatically configured as a buffer when one-region or two-region digital integration mode is selected.					
	0x0102[15:0]	INPxx_x	Enable desired inputs.					
	0x0103[14:12]	PRECON_x	Set to 0x5 to precondition anode of photodiode to TIA_VREF.					
	0x0103[7:6],[1:0]	VCx_SELECT_x	Set to 0x2 to set ~250 mV reverse bias across photodiode.					
	0x0104[5:0]	TIA_GAIN_CHx_x	Select TIA gain.					
	0x0104[9:8]	AFE_TRIM_VREF_x	Set to 0x3 to set TIA_VREF = 1.265 V.					
	0x10A[11]	AFE_INT_C_BUF_x	Set to 1 to convert integrator to buffer.					
	0x10A[10:8]	CH1_AMP_DISABLE_x	Set 0x10A[9] to 1 to power down bandpass filter.					
Timing	0x0107[15:8]	NUM_INT_x	Set to the number of desired ADC conversions in the dark and lit regions.					
	0x0107[7:0]	NUM_REPEAT_x	Number of sequence repeats.					
	0x0108[9:0]	MIN_PERIOD_x	Set the period. Automatic period calculation is not supported in digita integration mode.					
	0x0113[8:0]	LIT_OFFSET_x	Set to the time of the first ADC conversion in the lit region.					
	0x0114[6:0]	DARK1_OFFSET_x	Set to the time of the first ADC conversion in the Dark 1 region.					
	0x0114[15:7]	DARK2_OFFSET_x	Set to the time of the first ADC conversion in the Dark 2 region. Only used in two-region digital integration mode.					
LED Settings	0x0105[15],[7], 0x0106[15],[7]	LED_DRIVESIDEx_x	Select LED for time slot used.					
	0x0105[14:8],[6:0] 0x0106[14:8],[6:0]	LED_CURRENTx_x	Set LED current for selected LED.					
	0x0109[7:0]	LED_OFFSET_x	Sets start time of first LED pulse in 1 µs increments.					
	0x0109[15:8]	LED_WIDTH_x	Sets width of LED pulse in 1 µs increments.					

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

Timing Recommendations for Digital Integration Modes

When setting the timing for digital integration mode, it is important to place the ADC samples such that the signal being sampled is given time to settle prior to the sample being taken. Settling time of the input signal is affected by photodiode capacitance and TIA settling time. Figure 47 shows an example

of proper placement of the ADC sampling edges. Calculations for the offset values are as follows:

$$DARK1_OFFSET_x = (LED_OFFSET_x - (NUM_INT_x + 2))$$

Add a value of 2 to the number of ADC conversions such that there is 2 μs of margin added to placement of the Dark 1 region samples with respect to the beginning of the LED pulse.

ADPD4100/ADPD4101 ADI Confidential

LIT_OFFSET_
$$x = (LED_OFFSET_x + t_D)$$

where t_D is the delay built into the offset setting to allow settling time of the signal. This value must be characterized in the final application. A value in the range of [3 μ s, 5 μ s] is generally recommended as the t_D value.

 $DARK2_OFFSET_x = (LED_OFFSET_x + LED_WIDTH_x + t_D)$

This setting only applies to two-region digital integration mode.




Figure 47. Proper Placement of ADC Sampling Edges in Digital Integration Mode

TIA ADC MODE

Figure 48 shows TIA ADC mode, which bypasses the BPF and routes the TIA output through a buffer, directly into the ADC. TIA ADC mode is useful in applications, such as ambient light sensing, and measuring other dc signals, such as leakage resistance. In photodiode measurement applications using the BPF, all background light is blocked from the signal chain and, therefore, cannot be measured. TIA ADC mode can measure the amount of background and ambient light. This mode can also measure currents from other dc sources, such as leakage resistance.




Figure 48. TIA ADC Mode Block Diagram

When the devices are in TIA ADC mode, the BPF is bypassed and the integrator stage is reconfigured as a buffer. If both Channel 1 and Channel 2 are enabled in a single time slot, the ADC samples Channel 1 and then Channel 2 in sequential order in 1 µs intervals.

The recommended TIA ADC mode is one in which the BPF is bypassed and the integrator is configured as an inverting buffer. This mode is enabled by writing 0x0E6 to the AFE_PATH_ CFG_x bit field (Register 0x0101, Bits[8:0] for Time Slot A), to enable a signal path that includes the TIA, integrator, and ADC. Additionally, to configure the integrator as a buffer, set Bit 11 of the INTEG_SETUP_x register (Register 0x010A, Bit 11 for Time Slot A). With the ADC offset registers, ADC_OFF1_x and ADC_OFF2_x, set to 0 and TIA_VREF set to 1.265 V, the output of the ADC is at ~3,000 codes for a single pulse and a zero input

current condition. As the input current from the photodiode increases, the ADC output increases toward 16,384 LSBs.

When configuring the integrator as a buffer, there is the option of either using a gain of 1 or a gain of 0.7. Using the gain of 0.7 increases the usable dynamic range at the input to the TIA. However, it is possible to overrange the ADC in this configuration and care must be taken to not saturate the ADC. To set the buffer gain, use the CHx_TRIM_INT_x bit field. Setting this bit field to 0x0 or 0x1 sets a gain of 1. Setting this bit field to 0x2 or 0x3 configures the buffer with a gain of 0.7.

Calculate the ADC output (ADC_{OUT}) as follows:

$$ADC_{OUT} = 8192 - (((2 \times TIA_VREF - 2 \times I_{INPUT_TIA} \times R_F - 1.8 \text{ V})/146 \,\mu\text{V/LSB}) \times Buffer Gain)$$
 (4)

where:

TIA_VREF is the internal voltage reference signal for the TIA (the default value is 1.265 V).

 I_{INPUT_TIA} is the input current to the TIA.

 R_F is the TIA feedback resistor.

Buffer Gain is either 0.7 or 1 based on the setting of CHx_TRIM_INT_x.

Equation 4 is an approximation and does not account for internal offsets and gain errors. The calculation also assumes that the ADC offset registers are set to 0

Configuring one time slot in TIA ADC mode is useful for monitoring ambient and pulsed signals at the same time. The ambient signal is monitored during the time slot configured for TIA ADC mode, while the pulsed signal, with the ambient signal rejected, is monitored in the time slot configured for measuring the desired LED pulsed signal.

PROTECTING AGAINST TIA SATURATION IN NORMAL OPERATION

One concern when operating in high light conditions, especially with larger photodiodes, is that the TIA stage may become saturated while the ADPD4100/ADPD4101 continue to communicate data. The resulting saturation is not typical. The TIA, based on its settings, can only handle a certain level of photodiode current. Based on the way the ADPD4100/ADPD4101 are configured, if there is a current level from the photodiode that is larger than the TIA can handle, the TIA output during the LED pulse effectively extends the current pulse, making it wider. The AFE timing is then violated because the positive portion of the BPF output extends into the negative section of the integration window. Thus, the photosignal is subtracted from itself, causing the output signal to decrease when the effective light signal increases.

Protecting Against TIA Saturation in Normal Operation with TIA ADC Mode

TIA ADC mode monitoring is one of the ways to protect against environments that may cause saturation. To measure the response from the TIA and verify that this stage is not saturating, place the device in TIA ADC mode and slightly modify

the timing. Specifically, sweep INTEG_OFFSET_x until a maximum is achieved. This procedure aligns the ADC sampling time with the LED pulse to measure the total amount of light falling on the photodetector (for example, background light and LED pulse).

If this minimum value is below 16,384 LSBs, the TIA is not saturated. However, take care, because even if the result is not 16,384 LSBs, operating the device near saturation can quickly result in saturation if light conditions change. A safe operating region is typically at ¾ full scale and lower. The ADC resolution when operating in TIA ADC mode with a buffer gain = 1 is shown in Table 25. These codes are not the same as in modes with the BPF and integrator enabled because the BPF and integrator are not unity-gain elements.

Table 25. ADC Resolution in TIA ADC Mode

TIA Gain (kΩ)	ADC Resolution (nA/LSB)
12.5	5.84
25	2.92
50	1.46
100	0.73
200	0.37

Protecting Against TIA Saturation with TIA Ceiling Detection

While the TIA ADC mode monitoring helps to avoid saturation, there may be cases where the voltage at the output terminals of the TIA could exceed the typical operation levels that ensures no current saturation for some amount of time while the actual measurement is in the process. If the current fed into the inputs of the TIA is high enough, it could result in exceeding the typical operating points of TIA depending on the TIA gain and the TIA reference voltage settings. In this case, measurements can be distorted or may not be done. High levels of photodiode current or high levels of ambient current may cause the output voltages of the TIA to go above a limit that is close to saturation.

The ADPD4100/ADPD4101 have a TIA Ceiling Detection feature, which employs voltage comparators at the outputs of the TIA stage, to detect that if the TIA output voltage goes beyond a certain range. This range ensures the TIA output to be far enough from the ceiling of the total TIA range by some margin. Therefore, if the TIA output voltage goes beyond the range even for a small amount of time, the user gets informed about the status of voltage at the TIA outputs and can take an action to avoid a possible saturation.

Voltage comparators compare the positive and negative output terminals to a certain threshold voltage, which sets the effective TIA output voltage range, and send an output bit indicating that if the TIA output voltage is beyond the range.

To enable this feature, TIA_CEIL_DETECT_EN_x bit field has to be set to 1. Each timeslot has its own

TIA_CEIL_DETECT_EN_x bit field, therefore they can be controlled individually. The feature is turned on for channel 1, and channel 2 if channel 2 is also enabled within the timeslot. Once the comparators are enabled, the TIA ceiling detection information is latched onto INT_TCLN1_x bits in register 0x0004 for channel 1 and INT_TCLN2_x bits in register 0x0005 for channel 2 separately for each timeslot. The interrupt output turns to 1 if either output exceeds the threshold voltage.

Figure 49 illustrates the internal circuitry for TIA ceiling detection. Vtiao+ and Vtiao- represent the positive and negative outputs of the TIA successively, and Vth is the threshold voltage that the TIA output voltages are being compared to.




Figure 49. Schematic of TIA Ceiling Detection Circuit

Due to different TIA reference voltage settings and different TIA gains, different amounts of input current could result in exceeding the threshold. Higher TIA reference voltage (TIA_VREF) and lower TIA gain increase the input current level at which the TIA output voltage exceeds the threshold voltage, therefore increase the range in terms of current.

Table 26 shows the typical input current needed to trigger TIA Ceiling Detection for different TIA gain and different TIA_VREF while using 2 μs LED pulses in Continuous Connect mode.

Table 26. Typical input currents needed to trigger TIA Ceiling Detection in Continuous Connect Mode with 2 μ s LED pulses

TIA Gain (kΩ)	Input current (μA) at TIA_VREF = 0.9V	Input current (μA) at TIA_VREF = 1.3V
25	21.9	33.6
50	10.6	16.7
100	5.2	8.4
200	2.6	4.2

Figure 50 illustrates the trigger points for TIA Ceiling Detection with respect to different TIA_VREF. Trigger points for different TIA gains can be found in Table 26. Typical input currents needed to trigger TIA Ceiling Detection




Figure 50. Illustration of trigger points for TIA ceiling detection for TIA_VREF=0.9V and TIA_VREF=1.3V

ECG MEASUREMENT WITH THE ADPD4100/ADPD4101

The ADPD4100/ADPD4101 can be used for ECG applications with the simple addition of an external resistor/capacitor (RC) network consisting of two 200 k Ω resistors in series with the inputs and a 470 pF capacitor across the inputs, as shown in Figure 51. The electrical equivalent model for an electrode is shown along with the RC circuit, external to the ADPD4100/ADPD4101.

The 200 k Ω resistors limit the current that can be injected into or pulled from the body in the case of shorted input pins. The 470 pF capacitor serves as the sensing capacitor for the ECG signal. The ECG signal is integrated onto the sensing capacitor. The value of this capacitor is chosen such that an acceptable SNR is achieved and the time constant of the RC network and the electrode-skin contact allows sufficient charge accumulation on the sensing capacitor during the sampling period.

The RC network of the 200 k Ω resistors and the 470 pF capacitor also acts a low-pass filter, which helps reducing the high frequency noise due to electrode-skin contact.

For multi-lead ECG measurement, each lead requires a separate pair of inputs and the RC network of two 200 k Ω resistors and the 470 pF capacitor as in Figure 51.




Figure 51. Circuit for Measuring Single-Lead ECG with the ADPD4100/ADPD4101

Sleep Float Mode

The ADPD4100/ADPD4101 ECG measurement operates in sleep float mode. Sleep float mode allows a robust ECG

measurement regardless of whether low impedance wet electrodes or high impedance dry electrodes are used.

In sleep float mode, the sensing capacitor floats all the time except the charge transfer, accumulating charge from the ECG signal. The accumulated charge is then transferred into the ADPD4100/ADPD4101 during a specified time slot for charge measurement. The device must be configured to float the inputs for the ECG during the preconditioning period and during sleep. The inputs are connected to the external capacitor only during the charge transfer. At all other times, the inputs for the ECG are floating, resulting in a float time of $1/t_{\rm P}$, where $t_{\rm P}$ is the sampling rate of the ADPD4100/ADPD4101. For example, the float time in sleep float mode is $\sim\!3.3$ ms for the sampling rate of 300 Hz.

An advantage of using sleep float in ECG measurements is the longer charging time for the sensing capacitor. In sleep float mode, charge accumulation on the sensing capacitor happens during the sleep and during all other enabled timeslots. The timeslot associated with the sleep float mode is only used to transfer the charge from the sensing capacitor to the ADPD4100/ADPD4101 amplifier. Sleep float mode also allows for the use of other timeslots for different sensor-based applications while ECG measurement is happening since the sensing capacitor floats regardless of the types of applications that the other timeslots enable.

Another advantage of using sleep float mode in ECG measurements is the reduced power consumption and noise. In sleep-float mode, while the sensing capacitor is floating, it is disconnected from the amplifier, and the amplifier is not powered. Therefore, sleep float mode reduces the power consumption by using the passive charging time to transfer the ECG signal from the body onto the sensing capacitor while the amplifier and all the later stages are powered down. The passive charging process of the sampling capacitor associated with sleep float mode also reduces the noise as the charging process is noise free.

A timing diagram for sleep float mode is shown in Figure 52.

The relevant register settings for sleep float mode are shown in Table 27.




Figure 52. Sleep Float Mode Timing Diagram

Table 27. Relevant Configuration Registers for ECG Measurement Using Sleep Float Mode

Group	Time Slot A Register Address ¹	Bit Field Name	Description				
Signal Path	0x0100[13:12]	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.				
Setup	0x0100[11:10]	INPUT_R_SELECT_x	Set to $0x0$ for 500Ω series input resistor.				
	0x0101[8:0]	AFE_PATH_CFG_x	Set to 0x0E6 for TIA, integrator, and ADC. Bypass the BPF.				
	0x0101[15:12]	PRE_WIDTH_x	Set to 0 to skip preconditioning period.				
	0x0102[15:0]	INPxx_x	Set to 0x7 to enable desired inputs connected to Channel 1 as defined in PAIRxx.				
	0x0103[14:12]	PRECON_x	Set to 0x0 to float the inputs during preconditioning.				
	0x0020[15:0]	INP_SLEEP_xx	Set to 0x0 to float inputs during sleep.				
	0x0021[3:0]	PAIRxx	Set to 1 to configure selected inputs as a differential pair.				
	0x0104[5:0]	TIA_GAIN_CHx_x	Select TIA gain.				
	0x0104[9:8]	AFE_TRIM_VREF_x	Set to 0x2 to set TIA_VREF = 0.9 V.				
Float Mode	0x0107[15:8]	NUM_INT_x	Set to 1 for a single integration per group of ADC conversions.				
Configuration	0x0107[7:0]	NUM_REPEAT_x	Number of sequence repeats.				
	0x0108[13:12]	MOD_TYPE_x	Set to 0x1 for float type operation.				
	0x0108[9:0]	MIN_PERIOD_x	Set to 0. Minimum period is not applicable to sleep float mode with a single integration.				
	0x010A[4:0]	INTEG_WIDTH_x	Integration time in μ s. Set to MOD_WIDTH_x + 1.				
	0x10A[10:8]	CH1_AMP_DISABLE_x	Set 0x10A[9] to 1 to power down bandpass filter.				
	0x010B[12:0]	INTEG_OFFSET_x	Integration sequence start time. Set to (MOD_OFFSET_x – INTEG_WIDTH_x – 250ns).				
	0x010C[15:8]	MOD_WIDTH_x	Sets width of connect pulse in 1 µs increments. MOD_WIDTH*NUM_REPEAT determines the time to transfer the charge from the external capacitor. Set MOD_WIDTH*NUM_REPEAT to approximately three time constants based on the time constant created between the external capacitor and the series input resistor				
	0x010C[7:0]	MOD_OFFSET_x	(500 Ω or 6500 Ω based on setting of INPUT_R_SELECT_x). Sets start time of first connect pulse in 1 μ s increments. Set to INTEG_WIDTH_x + 4.				

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

Sleep Float Mode with Multiple Charge Transfers

In ECG measurement, there can be a DC offset voltage on the order of tens or hundreds of millivolts or even greater when the

electrode-skin contact impedance is high and/or the electrodes are made of different materials with large half-cell potential mismatch. The DC offset voltage uses a significant amount of

ADPD4100/ADPD4101 ADI Confidential

the dynamic range available for the ECG measurement. The maximum amount of charge that the ADPD4100/ADPD4101 can accommodate for a single sample is $\sim\!\!7.5$ pC with the 200 k Ω TIA gain setting. The maximum allowable charge per sample scales inversely with the gain of the TIA. The presence of a large DC offset voltage creates excess charge on the sensing capacitor, which can saturate the input to the ADC. For example, 100 mV of DC offset voltage adds an additional 47 pC of charge to the 470 pF capacitor.

To accommodate the DC offset voltage without reducing the size of the sensing capacitor, the recommendation is to reduce the TIA gain to 50 k Ω or 100 k Ω , and to transfer the accumulated charge in multiple short pulses. For example, to transfer 47 pC of charge from the sensing capacitor to the integrator, the TIA gain of 50 k Ω ca accommodate 30 pC of charge per sample. Setting $R_{\rm IN} = 6.25 \text{ k}\Omega$ limits the rate of charge transfer into the TIA with an RC time constant of $2 \times$ $6.25 \text{ k}\Omega \times 470 \text{ pF} = 5.9 \text{ }\mu\text{s}$. Using multiple short modulation pulses, which can be as short as 1 µs, allows a smaller percentage of the overall charge to be transferred and integrated per pulse to avoid saturating the TIA. Multiple transfer cycles are then used to fully discharge the sensing capacitor. The ADPD4100/ADPD4101 automatically sum the results of the transfer cycles and report the total charge. The timing for this mode is the same as shown in Figure 52 except the device is set up for multiple modulation pulses.

Recommended Configurations for ECG Measurement

#ADPD4100 ECG Measurement with small DC

The following is one of the recommended configurations for ECG measurement if the DC offset voltage (V_{DC} , see Figure 51) is negligible or low, less than ± 30 mV.

```
offset
0009 0085 # 32MHz oscillator trim
000B 02FA # 1MHz oscillator trim
000D 0D05
           # Sampling rate 300 Hz
000F 0006
           # 1MHz low frequency oscillator
           # Timeslot A enabled
0010 0000
0020 2220 # Float input 1&2 during sleep
0021 0001
          # IN1/IN2 configured as a
differential pair
# Timeslot configuration #
### Timeslot A - Sleep float mode ECG with
multiple charge tranfers
0100 0000 # Input resistor 500 \Omega
0101 00E6 # skip preconditioning,
bandpass filter bypassed
0102 0007 # IN1&IN2 differential pair to
channel 1
0103 0000 # float during preconditioning
```

```
# TIA gain 100k, Vref = 0.88V
0104 02C1
0105 0000
           # LEDs off
0106 0000
           # LEDs off
0107 0102 # 2 pulses
0108 1000 # float mode, minimum period
010A 0203 # Integrator pulse width,
bandpass filter powered down
010B 01A0 # Integrator pulse timing
offset
010C 0210
           # Modulation pulse width and
offset
           # Chopping mode disabled
010D 0000
           # no ADC offset
010E 0000
010F 0000 # no ADC offset
0110 0003 # Configure number of bytes
written to the registers
```

If the DC offset voltage is large, one of the recommended configurations is given below. The below configuration can handle up to ± 450 mV of DC offset voltage. Note that there are only three register setting changes, and the rest is the same as the previous configuration. The input resistor is changed to $6500~\Omega$ by setting 1 to INPUT_R_SELECT_x bit field, TIA gain is reduced to $25~\mathrm{k}\Omega$ by setting 3 to TIA_GAIN_CH1_x bit field, and number of modulation pulses is increased to 12 by setting 12 to NUM_REPEAT_x bit field.

```
#ADPD4100 ECG Measurement with high DC
offset
0009 0085
           # 32MHz oscillator trim
000B 02FA # 1MHz oscillator trim
000D 0D05
           # Sampling rate 300 Hz
000F 0006
           # 1MHz low frequency oscillator
0010 0000
          # Timeslot A enabled
0020 2220
           # Float inputs 1&2 during sleep
           # IN1/IN2 configured as a
0021 0001
differential pair
# Timeslot configuration #
### Timeslot A - Sleep float mode ECG with
multiple charge tranfers
0100 0400 \# Input resistor 6500 \Omega
0101 00E6 # skip preconditioning,
bandpass filter bypassed
0102 0007
           # IN1&IN2 differential pair to
channel 1
0103 0000
          # float during preconditioning
0104 02C3 # TIA gain 25k, Vref = 0.88V
0105 0000
          # LEDs off
```

```
0106 0000
           # LEDs off
0107 010C
           # 12 pulses
0108 1000
           # float mode, minimum period
010A 0203
           # Integrator pulse width,
bandpass filter powered down
010B 01A0 # Integrator pulse timing
offset
010C 0210
           # Modulation pulse width and
offset
010D 0000
           # Chopping mode disabled
010E 0000
           # no ADC offset
010F 0000
           # no ADC offset
```

0110 0003 # Configure number of bytes written to the registers

To account for the cases where DC offset voltage is moderate, different configurations can be utilized. In general, higher DC offset voltage cases require low TIA gain and 6500 Ω input resistor selection, while lower DC offset voltage cases can use higher TIA gain and 500 Ω input resistor selection to get the lowest noise performance. In addition, NUM_REPEAT can be increased to allow for the full discharge of the sampling capacitor. Table 28 summarizes the relevant registers for handling different DC offset voltage levels.

Table 28. Relevant Register Settings to Handle Different DC Offset Voltage Levels in ECG Measurements

Time Slot A Register Address ¹	Bit Field Name	Description
0x0100[11:10]	INPUT_R_SELECT_x	Set to 0x0 for 500 Ω series input resistor. Set to 0x1 for 6500 Ω series input resistor.
0x0104[5:0]	TIA_GAIN_CHx_x	Select TIA gain.
0x0107[7:0]	NUM_REPEAT_x	Number of sequence repeats.

¹ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

Lead-Off Detection

To perform a lead-off detection measurement, the ADPD4100/ADPD4101 measure the impedance of the electrode-skin contacts to determine whether one or more of the electrodes are not making contact with the skin. Lead-off measurement can be done in two different ways based on the number of electrodes used.

Three-Electrode Lead-Off Measurement

Three-electrode configuration requires a third electrode connected to an unused VCx pin to can provide a stimulus to the body. The RC network of the ECG measurement is bypassed by wiring the electrodes directly to a separate set of inputs through 25 $k\Omega$ resistors. The response from the stimulus is measured from this separate set of inputs. Three-electrode lead-off measurement is capable of determining which electrode is loose or has lost the contact with the skin. Figure 53 shows the circuit for the three-electrode lead-off detection measurement. R_{BODY} is the resistance of the body.




Figure 53. Circuit Used for Three-Electrode Lead-Off Detection Measurement

ECG and three-eletrode lead-off detection are measured as follows:

- ECG is measured in Time Slot A as defined in the ECG Measurement with the ADPD4100/ADPD4101 section.
- Lead-off detection of the ECG electrodes is taken in Time Slot B by making simultaneous single-ended impedance measurements of the E1 and E2 ECG electrodes into Channel 1 and Channel 2, respectively.

When both ECG electrodes E1 and E2 are making contact with the skin during the measurement, an ECG signal is visible. The impedance measurements of the E1 and E2 electrodes have some readout indicating that contact is being made with the skin and current is flowing into the ADPD4100/ADPD4101 through the body of low impedance when the stimulus is applied. When either ECG electrode stops making contact with

ADPD4100/ADPD4101 ADI Confidential

the skin or is loose, there is no ECG signal in acquired trace. When the contact between both electrodes and the skin is restored, the ECG signal appears immediately. Since two inputs and two channels are allocated to detect lead-off condition for two electrodes, this measurement method can determine if one electrode loses the contact with skin or both electrodes lose the contact. It can also detect which one of the electrodes loses the contact with skin if only one electrode loses the contact.

Figure 54 illustrates a representation of ADC output changes in different cases for lead-off condition. In Figure 54, before time t1, both ECG electrodes make contact with the skin. At time t1, E1 is disconnected from the skin. The time between t1 and t2 shows the case where only E1 is disconnected from the skin. At time t2, E1 starts to make contact with skin and output of the two channels go to their initial levels. At time t3, only E2 is disconnected from the skin and it stays disconnected until time t4. At time t4, E2 starts making contact with the skin again. At time t5, both E1 and E2 are disconnected from the skin, and they stay disconnected until time t6. At time t6, both E1 and E2 start making contact with the skin. Therefore, lead-off condition is detected in all electrode connection cases, and three-electrode lead-off measurement detects and distinguishes all the different cases. The level of actual ADC outputs associated with channel 1 and channel 2 may differ, as the type and placement of the electrodes may be different in each case, along with the fact that R_{BODY} differs from person to person, which would affect the amount of current that each channel receives.




Figure 54. Graph of Three-Electrode Lead-Off Measurement Below is a configuration that enables low DC offset ECG measurement in Timeslot A and three-electrode lead-off detection in Timeslot B.

```
# ADPD4100 ECG Measurement with small DC
offset in Timeslot A and Three-Electrode
Lead-Off Measurement in Timeslot B
0009 0085 # 32MHz oscillator trim
000B 02FA # 1MHz oscillator trim
000D 0D05 # Sampling rate 300 Hz
000F 0006 # 1MHz low frequency oscillator
0010 0100 # Timeslot A and B enabled
```

```
0020 2200 # Float input 1&2 and 3&4
during sleep
0021 0001
           # IN1/IN2 configured as a
differential pair
# Timeslot configuration #
# ADPD4100 ECG Measurement with small DC
offset
0100 0000
           # Input resistor 500 \Omega
           # skip preconditioning,
0101 00E6
bandpass filter bypassed
           # IN1&IN2 differential pair to
0102 0007
channel 1
           # float during preconditioning
0103 0000
0104 02C1
           # TIA gain 100k, TIA VREF =
0.88V
0105 0000
           # LEDs off
0106 0000
           # LEDs off
0107 0102
           # 2 pulses
0108 1000
           # float mode, minimum period
010A 0203
           # Integrator pulse width,
bandpass filter powered down
010B 01A0
           # Integrator pulse timing
offset
010C 0210
           # Modulation pulse width and
offset
010D 0000
           # Chopping mode disabled
010E 0000
           # no ADC offset
010F 0000
           # no ADC offset
0110 0003 # Configure number of bytes
written to the registers
# Timeslot B - Three-Electrode Lead-Off
Detection on IN3/4
0120 4000
             # CH2 active
             # 8 µs preconditioning, TIA-
0121 40DA
BPF-INT-ADC
0122 0050
             # IN3 to CH1, IN4 to CH2
0123 5A45
             # Precondition to TIA VREF,
pulse VC2 VREF by 250 mV
0124 E212
               50k TIA GAIN both channels,
TIA VREF=0.88V
0125 0000
             # LEDs off
0126 0000
             # LEDs off
0127 0110
             # 16 pulses, single
integration
0128 0000
             # continuous TIA connection
             # Integrator pulse width
012A 0003
```

012B 0216 offset	#	Integrator pulse timing
012C 0210 offset	#	Modulation pulse width and
012D 0000	#	Integrator chopping off
012E 0000	#	No ADC Offset
012F 0000	#	No ADC Offset
0130 0003	#	Configure number of bytes
written to	the	registers

Two-Electrode Lead-Off Measurement

This measurement method can detect the lead-off condition without requiring a third electrode at the expense of not being able to differentiate if one electrode or both electrodes have lost the contact with skin. Two-electrode lead-off measurement is useful in cases where either a separate electrode is not available, a smaller form factor with less components is desired, or the power requirement is tighter as power consumption of two-electrode lead-off measurement is lower. In two-electrode lead-off measurement, the stimulus from an unused VCx pin to the body can be provided through one of the ECG electrodes. Only one separate input is used to detect the lead-off condition through the impedance measurement. Figure 55 shows a circuit that can be used for the two-electrode lead-off detection measurement. R_{BODY} is the resistance of the body.




Figure 55. Circuit Used for Two-Electrode Lead-Off Detection Measurement

ECG and two-electrode lead-off detection are measured as follows:

- 1. ECG is measured in Time Slot A as defined in the ECG Measurement with the ADPD4100/ADPD4101 section.
- Lead-off detection of the ECG electrodes is taken in Time Slot B by making single-ended measurement for impedance between E1 and E2 ECG electrodes into Channel 1 as shown in Figure 55.

When the ECG electrodes are making contact with the skin during the measurement, an ECG signal and a value for the impedance measurement indicating that some current is flowing through R_{BODY} are visible. When either electrode stops making contact with the skin, there is no ECG signal, and a much smaller value at the ADC output is observed for the impedance measurement indicating that there is no current flowing through the low impedance R_{BODY} . When both

electrode-skin contacts are restored, the ECG signal appears immediately. Since only one input and one channel are allocated to detect lead-off condition for two electrodes, the impedance measurement shows a much smaller value when either electrode loses contact with skin, hence it is a common indicator for both electrodes.

Figure 56 illustrates a representation of ADC output changes in different cases. Before time t1, both ECG electrodes make contact with the skin. At time t1, only E1 is disconnected from the skin. At time t2, it starts to make contact with the skin again and both electrodes make contact until t3. At t3, only E2 is disconnected from the skin and it stays disconnected until t4. At t4, E2 starts making contact with the skin again, and they stay connected until t5. At t5, both electrodes are disconnected. At t6, both electrodes start making contact again. Therefore, lead-off detection measurement can be achieved for all cases, and lead-off condition is represented by lower ADC output for the impedance measurement.




Figure 56. Graph of Two-Electrode Lead-Off Measurement
Below is a configuration that enables low DC offset ECG

Below is a configuration that enables low DC offset ECG measurement in Timeslot A and two-electrode lead-off detection in Timeslot B.

```
# ADPD4100 ECG Measurement with small DC
offset in Timeslot A and Two-Electrode
Lead-Off Measurement in Timeslot B
0009 0085
           # 32MHz oscillator trim
000B 02FA
           # 1MHz oscillator trim
           # Sampling rate 300 Hz
000D 0D05
000F 0006
           # 1MHz low frequency oscillator
0010 0100
           # Timeslot A and B enabled
0020 2200
           # Float input 1&2 and 3&4
during sleep
0021 0001
           # IN1/IN2 configured as a
differential pair
# Timeslot configuration #
```

ADPD4100 ECG Measurement with small DC

0100 0000 # Input resistor 500 Ω Rev.Pr0.6|Page 47 of 99

offset

ADPD4100/ADPD4101 ADI Confidential

```
# 1 channel enabled
0101 00E6 # skip preconditioning,
                                                  0120 0000
bandpass filter bypassed
                                                  0121 40DA
                                                                # 8us precondition, TIA-BPF-
0102 0007 # IN1&IN2 differential pair to
                                                  INT-ADC
channel 1
                                                  0122 0010
                                                               # IN3 to CH1, IN4
0103 0000 # float during preconditioning
                                                  disconnected
0104 02C1 # TIA gain 100k\Omega, TIA VREF =
                                                  0123 5A45
                                                                # Precondition to TIA VREF,
0.88V
                                                  pulse VC2 VREF by 250 mV
0105 0000 # LEDs off
                                                  0124 E212
                                                                # 50 k\Omega TIA GAIN both
                                                  channels, TIA VREF=0.88V
0106 0000 # LEDs off
                                                  0125 0000
                                                                # LEDs off
0107 0102 # 2 pulses
                                                  0126 0000
                                                                # LEDs off
0108 1000 # float mode, minimum period
                                                                # 16 pulses, single
                                                  0127 0110
010A 0203 # Integrator pulse width,
                                                  integration
bandpass filter powered down
                                                                # continuous TIA connection
                                                  0128 0000
010B 01A0 # Integrator pulse timing
                                                  012A 0003
offset
                                                                # Integrator pulse width
010C 0210 # Modulation pulse width and
                                                  012B 0216
                                                                # Integrator pulse timing
offset
                                                  offset
010D 0000 # Chopping mode disabled
                                                  012C 0210
                                                                # Modulation pulse width and
                                                  offset
010E 0000 # no ADC offset
                                                  012D 0000
                                                                # Integrator chopping off
010F 0000 # no ADC offset
                                                  012E 0000
                                                                # No ADC Offset
0110 0003 # Configure number of bytes
                                                  012F 0000
                                                                # No ADC Offset
written to the registers
                                                  0130 0003
                                                               # Configure number of bytes
                                                  written to the registers
# Timeslot B - Two-Electrode Lead-Off
```

Detection on IN3

REGISTER MAP

Table 29. ADPD4100 Register Map Summary

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x0000	FIFO_ STATUS	[15:8]	CLEAR_FIFO	INT_FIFO_ UFLOW	INT_FIFO_ OFLOW	Res	erved	FIFO_I	BYTE_COUN	NT[10:8]	0x0000	R/W
		[7:0]		FIFO_BYTE_COUNT[7:0]								
0x0001	INT_ STATUS_	[15:8]	INT_FIFO_TH						INT_ DATA_I	0x0000	R/W	
	DATA	[7:0]	INT_DATA_H	INT_DATA_ G	INT_ DATA_F	INT_ DATA_E	INT_ DATA_D	INT_ DATA_C	INT_ DATA_B	INT_ DATA_A	1	
0x0002	INT_ STATUS_	[15:8]		Reserved INT_LEV0_L INT_ INT_ INT_ LEV0_K LEV0_J LEV0_							0x0000	R/W
	LEV0	[7:0]	INT_LEV0_H	INT_LEV0_G	INT_ LEV0_F	INT_ LEV0_E	INT_LEV0_D	INT_ LEV0_C	INT_ LEV0_B	INT_ LEV0_A		
0x0003	INT_ STATUS_	[15:8]		Reserved INT_LEV1_L INT_ LEV1_K L						INT_ LEV1_I	0x0000	R/W
	LEV1	[7:0]	INT_LEV1_H	INT_LEV1_G	INT_ LEV1_F	INT_ LEV1_E	INT_LEV1_D	INT_ LEV1_C	INT_ LEV1_B	INT_ LEV1_A		
0x0004	INT_ STATUS_	[15:8]		Reser	ved		INT_TCLN1_	INT_ TCLN1_K	INT_ TCLN1_J	INT_ TCLN1_I	0x0000	R/W
	TC1	[7:0]	INT_ TCLN1_H	INT_ TCLN1_G	INT_ TCLN1_F	INT_ TCLN1_E	INT_ TCLN1_D	INT_ TCLN1_C	INT_ TCLN1 B	INT_ TCLN1_A		
0x0005	INT_ STATUS	[15:8]		Reserved						0x0000	R/W	
	TC2	[7:0]	INT_ TCLN2_H	INT_ TCLN2_G	INT_ TCLN2_F	INT_ TCLN2_E	INT_ TCLN2_D	INT_ TCLN2_C	INT_ TCLN2_B	INT_ TCLN2_A		
0x0006	FIFO_TH	[15:8]		Reserved FIFO_TH[9:8]							0x0000	R/W
		[7:0]		FIFO_TH[7:0]								
0x0007	INT_ACLEAR	[15:8]	INT_ ACLEAR_ FIFO		Reserved	/	INT_ ACLEAR_ DATA_L	INT_ ACLEAR_ DATA_K	INT_ ACLEAR_ DATA_J	INT_ ACLEAR_ DATA_I	0x8FFF	R/W
		[7:0]	INT_ INT_ INT_ INT_ INT_ INT_ INT_ INT_	INT_ ACLEAR_ DATA_A								
0x0008	CHIP_ID	[15:8]		/	1-1/11-21	Version				1	0x00C2	R
		[7:0]			-	CHIP_	ID				1	
0x0009	OSC32M	[15:8]				Reserv					0x0090	R/W
		[7:0]		, /	0	SC_32M_FRE	Q_ADJ[7:0]				1	
0x000A	OSC32M_ CAL	[15:8]	OSC_32M_ CAL_START			OSC_32N	M_CAL_COUN	T[14:8]			0x0000	R/W
		[7:0]	1.1		OS	C_32M_CAL_	_COUNT[7:0]					
0x000B	OSC1M	[15:8]			Reserved			CLK_CAL_E NA		M_FREQ_ J[9:8]	0x02B2	R/W
		[7:0]	/		C	SC_1M_FRE	Q_ADJ[7:0]					
0x000C	OSC32K	[15:8]	CAPTURE_ TIMESTAMP				Reserved				0x0012	R/W
		[7:0]	Rese	rved			OSC_32K_A	DJUST[5:0]				
0x000D	TS_FREQ	[15:8]			TII	MESLOT_PER	IOD_L[15:8]				0x2710	R/W
	A	[7:0]			T	MESLOT_PER	RIOD_L[7:0]					
0x000E	TS_FREQH	[15:8]				Reserv	/ed				0x0000	R/W
\mathcal{A}		[7:0]	Reserved TIMESLOT_PERIOD_H[7:0]									
0x000F	SYS_CTL	[15:8] [7:0]	SW_RESET ALT_CLK_	GPIO[1:0]		Reserved Reserved		LFOSC_	ALT_CL OSC_ 1M_EN	OCKS[1:0]	0x0000	R/W
0x0010	OPMODE	[15:8]		Reser	wod			SEL TIMESLOT		32K_EN	0x0000	R/W
UXUUTU	OFINIODE	[7:0]		reser	veu	Reserved		HIMESLUI	_=[N[3:U]	OP_ MODE	UXUUUU	IT/ VV
0x0011	STAMP_L	[15:8]	+		TIM	IFSTAMP CO	UNT_L[15:8]			MODE	0x0000	R
		[13.0]			1 117		. O. 41 _ L[1 J.0]				370000	١.,

Reg 0x0012	Name STAMP_H	Bits [15:8]	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3 DUNT_H[15:8]	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset 0x0000	RW
0,0012	31741411 _11	[7:0]					OUNT_H[7:0]				OXOGGG	
0x0013	STAMPDELT	[15:8]		TIMESTAMP_SLOT_DELTA[15:8]								
	A	[7:0]			TIM	FSTAMP SIC	OT_DELTA[7:0]				-	
0x0014	INT_ENABLE _XD	[15:8]	INTX_EN_ FIFO_TH	INTX_EN_ FIFO_ UFLOW	INTX_EN_ FIFO_ OFLOW	Reserved	INTX_EN_ DATA_L	INTX_EN_ DATA_K	INTX_EN_ DATA_J	INTX_EN_ DATA_I	0x0000	R/W
		[7:0]	INTX_EN_ DATA_H	INTX_EN_ DATA_G	INTX_EN_ DATA_F	INTX_EN_ DATA_E	INTX_EN_ DATA_D	INTX_EN_ DATA_C	INTX_EN_ DATA_B	INTX_EN_ DATA_A		
0x0015	INT_ENABLE _YD	[15:8]	INTY_EN_ FIFO_TH	INTY_EN_ FIFO_ UFLOW	INTY_EN_ FIFO_ OFLOW	Reserved	INTY_EN_ DATA_L	INTY_EN_ DATA_K	INTY_EN_ DATA_J	INTY_EN_ DATA_I	0x0000	R/W
		[7:0]	INTY_EN_ DATA_H	INTY_EN_ DATA_G	INTY_EN_ DATA_F	INTY_EN_ DATA_E	INTY_EN_ DATA_D	INTY_EN_ DATA_C	INTY_EN_ DATA_B	INTY_EN_ DATA_A	-	
0x0016	INT_ENABLE _XL0	[15:8]	D/(1/C_1)	Rese		DATIN_E	INTX_EN_ LEV0_L	INTX_EN_ LEV0_K	INTX_EN_ LEV0_J	INTX_EN_ LEV0_I	0x0000	R/V
	XE0	[7:0]	INTX_EN_ LEV0_H	INTX_EN_ LEV0_G	INTX_EN_ LEV0_F	INTX_EN_ LEV0_E	INTX_EN_ LEV0_D	INTX_EN_ LEV0_C	INTX_EN_ LEV0_B		-	
0x0017	INT_ENABLE _XL1	[15:8]	LLVO_II	Rese		LLVO_L	INTX_EN_ LEV1_L	INTX_EN_ LEV1_K	INTX_EN_ LEV1_J	INTX_EN_ LEV1_I	0x0000	R/V
		[7:0]	INTX_EN_	INTX_EN_ LEV1_G	INTX_EN_ LEV1 F	INTX_EN_ LEV1_E	INTX_EN_	INTX_EN_	INTX_EN_	INTX_EN_	_	
0x0018	INT_ENABLE _XT1	[15:8]	LEV1_H		rved	LEVI_E	LEV1_D INTX_EN_ TCLN1_L	LEV1_C INTX_EN_ TCLN1_K	INTX_EN_ TCLN1_J	LEV1_A INTX_EN_ TCLN1_I	0x0000	R/V
		[7:0]	INTX_EN_ TCLN1_H	INTX_EN_ TCLN1_G	INTX_EN_ TCLN1_F	INTX_EN_ TCLN1_E	INTX_EN_ TCLN1_D	INTX_EN_ TCLN1_C	INTX_EN_ TCLN1_B	INTX_EN_ TCLN1_A	-	
0x0019	INT_ENABLE _XT2	[15:8]	_	Rese		_	INTX_EN_ TCLN2_L	INTX_EN_ TCLN2_K	INTX_EN_ TCLN2_J	INTX_EN_ TCLN2_I	0x0000	R/V
		[7:0]	INTX_EN_ TCLN2_H	INTX_EN_ TCLN2_G	INTX_EN_ TCLN2_F	INTX_EN_ TCLN2_E	INTX_EN_ TCLN2_D	INTX_EN_ TCLN2_C	INTX_EN_ TCLN2_B	INTX_EN_ TCLN2_A		
0x001A	INT_ENABLE _YL0	[15:8]		Rese	served		INTY_EN_ LEV0_L	INTY_EN_ LEV0_K	INTY_EN_ LEV0_J	INTY_EN_ LEV0_I	0x0000	R/V
		[7:0]	INTY_EN_ LEV0_H	INTY_EN_ LEV0_G	INTY_EN_ LEV0_F	INTY_EN_ LEV0_E	INTY_EN_ LEV0_D	INTY_EN_ LEV0_C	INTY_EN_ LEV0_B	INTY_EN_ LEV0_A		
0x001B	INT_ENABLE _YL1	[15:8]			rved		INTY_EN_ LEV1_L	INTY_EN_ LEV1_K	INTY_EN_ LEV1_J	INTY_EN_ LEV1_I	0x0000	R/V
		[7:0]	INTY_EN_ LEV1_H	INTY_EN_ LEV1_G	INTY_EN_ LEV1_F	INTY_EN_ LEV1_E	INTY_EN_ LEV1_D	INTY_EN_ LEV1_C	INTY_EN_ LEV1_B	INTY_EN_ LEV1_A		
0x001C	INT_ENABLE _YT1	[15:8]		Rese			INTY_EN_ TCLN1_L	INTY _EN_ TCLN1_K	INTY _EN_ TCLN1_J	TCLN1_I	0x0000	R/V
		[7:0]	INTY _EN_ TCLN1_H	INTY_EN_ TCLN1_G	INTY_EN_ TCLN1_F	INTY_EN_ TCLN1_E	INTY_EN_ TCLN1_D	INTY_EN_ TCLN1_C	INTY_EN_ TCLN1_B	INTY_EN_ TCLN1_A		
0x001D	INT_ENABLE _YT2	[15:8]		Rese	rved		INTY_EN_ TCLN2_L	INTY_EN_ TCLN2_K	INTY_EN_ TCLN2_J	INTY_EN_ TCLN2_I	0x0000	R/V
		[7:0]	INTY_EN_ TCLN2_H	INTY_EN_ TCLN2_G	INTY_EN_ TCLN2_F	INTY_EN_ TCLN2_E	INTY_EN_ TCLN2_D	INTY_EN_ TCLN2_C	INTY_EN_ TCLN2_B	INTY_EN_ TCLN2_A		
0x001E	FIFO_ STATUS_	[15:8]				Reserved				ENA_ STAT_TCX	0x0000	R/V
	BYTES	[7:0]	ENA_ STAT_TC2	ENA_ STAT_TC1	ENA_ STAT_LX	ENA_ STAT_L1	ENA_STAT_ L0	ENA_ STAT_D2	ENA_ STAT_D1	ENA_ STAT_ SUM		
0x0020	INPUT_SLEEP		INP_SLEEP_78[3:0] INP_SLEEP_56[3:0]						0x0000	R/V		
0x0021	INPUT_CFG	[7:0] [15:8]		INP_SLEE	r_34[3:U]	Reser	ved	INP_SLEE	P_12[3:U]		0x0000	R/V
UAUUZ I	INFOI_CFG	[7:0]	VC2 S	SLEEP[1:0]	VC1 S	LEEP[1:0]	PAIR78	PAIR56	PAIR34	PAIR12	070000	ri/ l
0x0022	GPIO_CFG	[15:8]		SLEW[1:0]	_	DRV[1:0]		_PIN_CFG3	-	GPIO_PIN _CFG2[2]	0x0000	R/\
		[7:0]	GPIO_PII	N_CFG2[1:0]	GF	PIO_PIN_CFG	51[2:0]	GPI	O_PIN_CFG(1	
	GPIO01	[15:8]	Reserved	GPIO_PIN_CFG2[1:0] GPIO_PIN_CFG1[2:0] GPIO_PIN_CFG0[2:0] served GPIOOUT1[6:0]						0x0000	R/\	

ADI Confidential

ADPD4100/ADPD4101

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RW				
0x0024	GPIO23	[15:8]	Reserved		-	G	PIOOUT3[6:0)]			0x0000	R/V				
		[7:0]	Reserved			G	PIOOUT2[6:0)]			1					
0x0025	GPIO_IN	[15:8]				Reserv	/ed				0x0000	R				
		[7:0]		Rese	rved			GPIO_IN	PUT[3:0]							
0x0026	GPIO_EXT	[15:8]				Reserved				TS_GPIO_S	0x0000	R/V				
										LEEP	_					
		[7:0]	TIMESTAMP_ INV	TIMESTAMP_ TIMESTAMP TIMESTAMP_GPIO[1:0] Reserved EXT_ SYNC_GPIO[1:0] INV ALWAYS_E N												
0x002E	DATA_	[15:8]		Rese	rved		HOLD_	HOLD_	HOLD_	HOLD_	0x0000	R/V				
	HOLD_FLAG						REGS_L	REGS_K	REGS_J	REGS_I						
		[7:0]	HOLD_	HOLD_REG		HOLD_	HOLD_	HOLD_	HOLD_	HOLD_						
			REGS_H	_G	REGS_F	REGS_E	REGS_D	REGS_C	REGS_B	REGS_A						
0x002F	FIFO_DATA	[15:8]				FIFO_DAT				1/	0x0000	R				
		[7:0]				FIFO_DAT	ΓA[7:0]									
0x0030	SIGNAL1_L_	[15:8]				SIGNAL1_L	_A[15:8]				0x0000	R				
	Α															
		[7:0]				SIGNAL1_L										
0x0031	SIGNAL1_H_A					SIGNAL1_H					0x0000	R				
		[7:0]				SIGNAL1_F										
0x0032	SIGNAL2_L_	[15:8]				SIGNAL2_L	_A[15:8]				0x0000	R				
	Α							///			_					
		[7:0]				SIGNAL2_L						-				
0x0033	SIGNAL2_H_A					SIGNAL2_H					0x0000	R				
		[7:0]				SIGNAL2_F										
0x0034	DARK1_L_A	[15:8]				DARK1_L_					0x0000	R				
		[7:0]				DARK1_L	_A[7:0]									
0x0035	DARK1_H_A	[15:8]		DARK1_H_A[15:8]							0x0000	R				
		[7:0]		DARK1_H_A[7:0]												
0x0036	DARK2_L_A	[15:8]				DARK2_L_	A[15:8]				0x0000	R				
		[7:0]				DARK2_L	_A[7:0]									
0x0037	DARK2_H_A	[15:8]				DARK2_H_	_A[15:8]				0x0000	R				
		[7:0]				DARK2_H	_A[7:0]									
0x0038	SIGNAL1_L_	[15:8]				SIGNAL1_L	_B[15:8]				0x0000	R				
	В										_					
		[7:0]				SIGNAL1_I										
0x0039	SIGNAL1_H_B	[15:8]				SIGNAL1_H					0x0000	R				
		[7:0]				SIGNAL1_F										
0x003A	SIGNAL2_L_ B					SIGNAL2_L	_B[15:8]				0x0000	R				
		[7:0]	(2)			SIGNAL2_I										
0x003B	SIGNAL2_H_B					SIGNAL2_H					0x0000	R				
		[7:0]				SIGNAL2_F										
0x003C	DARK1_L_B	[15:8]				DARK1_L_					0x0000	R				
		[7:0]				DARK1_L										
0x003D	DARK1_H_B	[15:8]				DARK1_H_	_B[15:8]				0x0000	R				
		[7:0]				DARK1_H										
0x003E	DARK2_L_B	[15:8]				DARK2_L_					0x0000	R				
		[7:0]				DARK2_L										
0x003F	DARK2_H_B	[15:8]				DARK2_H_	_B[15:8]		0x0000	R						
		[7:0]				DARK2_H	_B[7:0]									
0x0040	SIGNAL1_L_	[15:8]				SIGNAL1_L	_C[15:8]				0x0000	R				
	С										4					
		[7:0]				SIGNAL1_L										
0x0041	SIGNAL1_H_C					SIGNAL1_H					0x0000	R				
		[7:0]				SIGNAL1_F										
0x0042	SIGNAL2_L_	[15:8]				SIGNAL2_L	_C[15:8]				0x0000	R				
	С	[7:0] SIGNAL2_L_C[7:0]														

Rev. Pr0.6 | Page 51 of 99

Do-	Names	Dita	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Reset	DIA	
Reg 0x0043	Name SIGNAL2_H_C	Bits										RW R	
UXUU43	SIGNALZ_H_C	[7:0]		SIGNAL2_H_C[15:8] SIGNAL2_H_C[7:0]									
0x0044	DARK1_L_C	[15:8]		SIGNALZ_H_C[/:0] DARK1_L_C[15:8]									
00044	DARKI_L_C	[7:0]					L_C[7:0]				0x0000	R	
0x0045	DARK1_H_C	[15:8]					H_C[15:8]				0x0000	R	
0,0043	DANKI_II_C	[7:0]					H_C[7:0]				0,0000	11	
0x0046	DARK2 L C	[15:8]					L_C[15:8]				0x0000	R	
0,000 10	D711112_E_C	[7:0]					L_C[7:0]				Охоооо	'	
0x0047	DARK2_H_C	[15:8]					H_C[15:8]			A	0x0000	R	
0,000 17	D711112_11_C	[7:0]					H_C[7:0]				- OXOGGG		
0x0048	SIGNAL1_L_D						L_D[15:8]				0x0000	R	
		[7:0]					_L_D[7:0]						
0x0049	SIGNAL1_H_	[15:8]					H_D[15:8]				0x0000	R	
	D	[]								<i>/</i>			
		[7:0]				SIGNAL1	_H_D[7:0]						
0x004A	SIGNAL2_L_D	[15:8]				SIGNAL2	_L_D[15:8]	8000		3/	0x0000	R	
		[7:0]				SIGNAL2	_L_D[7:0]						
0x004B	SIGNAL2_H_	[15:8]				SIGNAL2	H_D[15:8]	3/			0x0000	R	
	D												
		[7:0]					_H_D[7:0]						
0x004C	DARK1_L_D	[15:8]					L_D[15:8]				0x0000	R	
		[7:0]					L_D[7:0]						
0x004D	DARK1_H_D	[15:8]					H_D[15:8]				0x0000	R	
		[7:0]					H_D[7:0]						
0x004E	DARK2_L_D	[15:8]				DARK2_	L_D[15:8]				0x0000	R	
		[7:0]				DARK2	L_D[7:0]						
0x004F	DARK2_H_D	[15:8]					H_D[15:8]				0x0000	R	
		[7:0]					H_D[7:0]						
0x0050	SIGNAL1_L_E						_L_E[15:8]				0x0000	R	
		[7:0]					_L_E[7:0]						
0x0051	SIGNAL1_H_E				1	7.07	_H_E[15:8]				0x0000	R	
		[7:0]					_H_E[7:0]						
0x0052	SIGNAL2_L_E						_L_E[15:8]				0x0000	R	
		[7:0]					2_L_E[7:0]						
0x0053	SIGNAL2_H_E		4				_H_E[15:8]				0x0000	R	
		[7:0]					_H_E[7:0]						
0x0054	DARK1_L_E	[15:8]					L_E[15:8]				0x0000	R	
		[7:0]					_L_E[7:0]					-	
0x0055	DARK1_H_E	[15:8]	A				H_E[15:8]				0x0000	R	
	D 4 D 1 C	[7:0]	4 7				H_E[7:0]				2 2222		
0x0056	DARK2_L_E	[15:8]					L_E[15:8]				0x0000	R	
00057	DARKS II F	[7:0]					_L_E[7:0]				00000		
0x0057	DARK2_H_E	[15:8]	,				H_E[15:8]				0x0000	R	
0 0050	CICNIAL A L E	[7:0]					H_E[7:0]				0.0000		
0x0058	SIGNAL1_L_F	-					_L_F[15:8]				0x0000	R	
0.0050	CICNIAL 1 II F	[7:0]					_L_F[7:0]				0.0000		
0x0059	SIGNAL1_H_F						_H_F[15:8]				0x0000	R	
	CICCUAL D. L. E.	[7:0]					_H_F[7:0]				2 2222		
0x005A	SIGNAL2_L_F						_L_F[15:8]				0x0000	R	
0.0055	CICNIA: 2 · · · =	[7:0]					2_L_F[7:0]				0.0000		
0x005B	SIGNAL2_H_F						_H_F[15:8]				0x0000	R	
0.00=0	DARKS : 5	[7:0]					_H_F[7:0]				0.0000		
0x005C	DARK1_L_F	[15:8]					L_F[15:8]				0x0000	R	
2 00=5	DARKS II 5	[7:0]					_L_F[7:0]				0.0000		
0x005D	DARK1_H_F	[15:8]					H_F[15:8]				0x0000	R	
		[7:0]				DARK1 ₋	_H_F[7:0]						

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x005E	DARK2_L_F	[15:8]			'	DARK2_L	_F[15:8]		'	'	0x0000	R
		[7:0]				DARK2_I	F[7:0]					
0x005F	DARK2_H_F	[15:8]				DARK2_H	_F[15:8]				0x0000	R
		[7:0]				DARK2_H	H F[7:0]					
0x0060	SIGNAL1_L_G					SIGNAL1_I					0x0000	R
		[7:0]				SIGNAL1_						
0x0061	SIGNAL1_H_	[15:8]				SIGNAL1_F					0x0000	R
	G	[]										
		[7:0]				SIGNAL1_	H_G[7:0]					
0x0062	SIGNAL2_L_G	[15:8]				SIGNAL2_I					0x0000	R
		[7:0]				SIGNAL2						
0x0063	SIGNAL2_H_	[15:8]				SIGNAL2_I					0x0000	R
CACCOS	G	[.5.0]				5.5.17.22	0[.5.0]				,	
		[7:0]				SIGNAL2_	H_G[7:0]			1		
0x0064	DARK1_L_G	[15:8]				DARK1_L	G[15:8]				0x0000	R
		[7:0]				DARK1_L			/	7		
0x0065	DARK1_H_G	[15:8]				DARK1_H				/	0x0000	R
CACCOS	J	[7:0]				DARK1_F						
0x0066	DARK2_L_G	[15:8]				DARK2_L			7		0x0000	R
00000	DANKZ_L_G	[7:0]				DARK2_L			/		0,0000	11
0x0067	DARK2_H_G	[15:8]				DARK2_L		-			0x0000	R
000007	DANKZ_H_G										000000	n
00060	CICNIAL 1 L LI	[7:0]				DARK2_F					00000	_
0x0068	SIGNAL1_L_H					SIGNAL1_I					0x0000	R
	CICNIAL A LI	[7:0]				SIGNAL1_						_
0x0069	SIGNAL1_H_ H	[15:8]				SIGNAL1_F					0x0000	R
		[7:0]				SIGNAL1_	H_H[7:0]					
0x006A	SIGNAL2_L_H	[15:8]				SIGNAL2_I	L_H[15:8]				0x0000	R
		[7:0]				SIGNAL2_	L_H[7:0]					
0x006B		[15:8]				SIGNAL2_H	H_H[15:8]				0x0000	R
	Н											
		[7:0]				SIGNAL2_						
0x006C	DARK1_L_H	[15:8]				DARK1_L					0x0000	R
		[7:0]				DARK1_L	_H[7:0]					
0x006D	DARK1_H_H	[15:8]				DARK1_H	_H[15:8]				0x0000	R
		[7:0]				DARK1_F						
0x006E	DARK2_L_H	[15:8]		_//		DARK2_L	_H[15:8]				0x0000	R
		[7:0]				DARK2_L	_H[7:0]					
0x006F	DARK2_H_H	[15:8]				DARK2_H	_H[15:8]				0x0000	R
		[7:0]	101			DARK2_F	H_H[7:0]					
0x0070	SIGNAL1_L_I	[15:8]				SIGNAL1_	L_I[15:8]				0x0000	R
		[7:0]				SIGNAL1	_L_I[7:0]					
0x0071	SIGNAL1_H_I	[15:8]				SIGNAL1_	H_I[15:8]				0x0000	R
		[7:0]				SIGNAL1	H_I[7:0]					
0x0072	SIGNAL2_L_I	- // -				SIGNAL2_	L I[15:8]				0x0000	R
		[7:0]				SIGNAL2						
0x0073	SIGNAL2_H_I	[15:8]				SIGNAL2_					0x0000	R
0,10075	5.6.1	[7:0]				SIGNAL2						
0x0074	DARK1_L_I	[15:8]				DARK1_L					0x0000	R
0,0074	DANKI_L_I	[7:0]				DARKI_L DARK1_					0,0000	1,
020075	DARK1 LL I										0,0000	D
0x0075	DARK1_H_I	[15:8]				DARK1_F					0x0000	R
0.0075	DADIG : :	[7:0]				DARK1_I					0.0000	-
0x0076	DARK2_L_I	[15:8]				DARK2_L					0x0000	R
		[7:0]				DARK2_						
0x0077	DARK2_H_I	[15:8]				DARK2_F					0x0000	R
	1	[7:0]				DARK2_I	H I[7:0]					

Name SIGNAL1_L_J SIGNAL1_H_ J	[7:0]	Bit 7	Bit 6	Bit 5	Bit 4 SIGNAL1_L	Bit 3	Bit 2	Bit 1	Bit 0 Reset 0x0000	RW R
	[7:0]				SIGNAL1_L	JI15:8I			00000	. 10
										11
Signal1_H_ J					SIGNAL1_I					
J	[15:8]				SIGNAL1_H	i_J[15:8]			0x0000	R
	[7.0]	+			CICNIAL 1	1 1[7,0]				
	[7:0]	+			SIGNAL1_F				0,,0000	R
SIGNAL2_L_J	[7:0]	+			SIGNAL2_L SIGNAL2_I				0x0000	K
									0,,0000	D
JIGINALZ_N_	[15:8]				SIGNALZ_H	[מ:כו]ע_ו			000000	R
	[7:0]				SIGNAL 2 I	H I[7:0]				
									0x0000	R
									Охосоо	
		+						-/····	0x0000	R
		+							OX0000	"
									0×0000	R
									0,0000	1
							***	. 7	0×0000	R
DANKZ_H_J		+							00000	n
SIGNIAL 1									050000	R
SIGNAL I_L_ K	[0:01				SIGNAL I_L	[0:C1]/n_			UXUUUU	ĸ
	[7:0]				SIGNAI 1 I	K[7:0]	3	<u>}</u>		
									0x0000	R
									0×0000	R
K	[13.0]				JIGINALZ_L	_1([13.0]			0,0000	1,
	[7:0]				SIGNAL2 L	K[7:0]				
SIGNAL2 H K									0x0000	R
				- 5				-		
									0x0000	R
									0x0000	R
				-						
DARK2 I K									0x0000	R
D7.11.11.2E11.				7						
DARK2 H K				/					0x0000	R
			7							"
			1						0×0000	R
										1,
									0×0000	R
		A , /								1
		/ 							0×0000	R
SIGNALZ_L_L									0,0000	1
SICNIAL 2 III I									0×0000	R
	A.								0,0000	11
									0×0000	R
		+							0,0000	11
									0,0000	R
DANKI_H_L									00000	n
ר א מאט א									0000	R
		+							UXUUUU	K
									0:-0000	
									UXU000	R
									0.0050	
IO_ADJUST		D- '	1014	D- '	1		L EVALUA OF	60: 55:		R/\
	[/:0]	Reserved (set to 0x0)	LOW_ IOVDD_EN		Reserved (set to 0x1)	_	LEW[1:0]	SPI_DRV	/[1:0]	
		(SEL TO OXO)	IO A DD_EIN	(SEL LO UXU)	(SEL LO UX I)					
I2C_KEY	[15:8]	1	I2C_KEY_M	1V1CH[5:V]			ואר אנ	EY[11:8]	0x0000	R/\
	SIGNAL2_H_ J DARK1_L_J DARK2_L_J DARK2_H_J SIGNAL1_L_K SIGNAL2_L_K SIGNAL2_H_K DARK1_L_K DARK2_L_K DARK2_L_L DARK2_L_L DARK2_L_L SIGNAL1_L_L SIGNAL1_L_L DARK2_L_L DARK2_L_L DARK2_L_L DARK2_L_L DARK1_L_L DARK1_L_L DARK1_L_L DARK1_L_L DARK1_L_L DARK1_L_L DARK1_L_L DARK1_L_L	SIGNAL2_H_ [15:8] J	SIGNAL2_H_ [15:8]	SIGNAL2_H_ [15:8]	SIGNAL2_H_ [15:8]	SIGNAL2_H_	SIGNAL2_H_	SIGNAL2_H_	SIGNAL2_H_	SIGNAL2_H_

_			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10		Bit 8	_	
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x00B7	I2C_ADDR	[15:8]				I2C_SLAVE_I					0x0048	R/W
0x0100	TS_CTRL_A	[7:0] [15:8]	SUBSAMPLE_	CH2_EN_A		SLAVE_ADDR[_TYPE_A[1:0]		ELECT_A[1:0]	TIMESLOT_		0x0000	R/W
		[7.0]	A			IMECLOT OF	CET A[7.0]		A[9:	:8]	_	
0x0101	TS_PATH_A	[7:0] [15:8]		PRE_WIDT		IMESLOT_OFF	Rese	rved		AFE_ PATH_ CFG_A[8]	0x40DA	R/W
		[7:0]				AFE_PATH_C	FG A[7:0]			c. c_, .[o]	,	
0x0102	INPUTS A	[15:8]		INP78_				INP56_	A[3:0]		0x0000	R/W
		[7:0]		INP34_				INP12_			1/	
0x0103	CATHODE_A	[15:8]	Reserved	Р	RECON_A[2	:0]	VC2_PUL	SE_A[1:0]	VC2_ALT	_A[1:0]	0x0000	R/W
		[7:0]	VC2_SEI			ILSE_A[1:0]	VC1_AL	T_A[1:0]	VC1_SEL			
0x0104	AFE_TRIM_A	[15:8]	TIA_CEIL_ DETECT_EN_ A	CH2_TRIM_	INT_A[1:0]	CH1_TRIM	_INT_A[1:0]	VREF_ PULSE_A	AFE_TRIM A[1:		0x03C0	R/W
		[7:0]	VREF_PULSE	_VAL_A[1:0]	TIA	GAIN_CH2_	A[2:0]	TIA_C	GAIN_CH1_A	[2:0]		
0x0105	LED_ POW12_A	[15:8]	LED_ DRIVESIDE2_ A			LED_0	CURRENT2_A	[6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE1_ A			LED_0	CURRENT1_A	[6:0]				
0x0106	LED_ POW34_A	[15:8]	LED_ DRIVESIDE4_	LED_CURRENT4_A[6:0] LED_CURRENT3_A[6:0]						0x0000	R/W	
		[7.0]	A			LED (CHIDDENITA A	[6.0]				
		[7:0]	LED_ DRIVESIDE3_ A	-								
0x0107	COUNTS_A	[15:8]		NUM_INT_A[7:0]						0x0101	R/W	
		[7:0]				NUM_REPEA	T_A[7:0]					
0x0108	PERIOD_A	[15:8]	Rese	rved	MOD_T	YPE_A[1:0]	Rese	erved	MIN_PERIC	D_A[9:8]	0x0000	R/W
		[7:0]				MIN_PERIO	D_A[7:0]					
0x0109	LED_	[15:8]				LED_WIDTH	I_A[7:0]				0x0210	R/W
	PULSE_A	[7:0]				LED_OFFSE	T_A[7:0]					
0x010A	INTEG_ SETUP_A	[15:8]	SINGLE_ INTEG_A		MP_DISABL	E_A[2:0]	AFE_INT_ C_BUF_A		MP_DISABLE _.	_A[2:0]	0x0003	R/W
		[7:0]	ADC_COU		Reserved			G_WIDTH_A[
0x010B	INTEG_OS_A	[15:8]		Reserved				_OFFSET_A[12:8]		0x0214	R/W
		[7:0]				INTEG_OFFS						
0x010C	MOD_ PULSE_A	[15:8]				MOD_WIDT					0x0001	R/W
0.0100		[7:0]	1/2/	LED DICAR	LE A[2.0]	MOD_OFFSE	: I_A[/:0]	MOD DICAL	N.E. A[2.0]		00000	D // //
0x010D	PATTERN_A	[15:8]		LED_DISAB SUBTRAC				MOD_DISAE			0x0000	R/W
0x010E	ADC_OFF1_	[7:0] [15:8]	Rese		1_A[5:0]	C	H1_ADC_AD				0x0000	R/W
	/	[7:0]			C	H1 ADC ADJ	UST A[7:0]					
0x010F	ADC_OFF2_	[15:8]	ZERO_ ADJUST_A	CH1_ADC_ADJUST_A[7:0] Reserved CH2_ADC_ADJUST_A[13:8]					0x0000	R/W		
		[7:0]		CH2_ADC_ADJUST_A[7:0]								
0x0110	DATA_	[15:8]			RK_SHIFT_A[-			RK_SIZE_A[3		0x0003	R/W
	FORMAT_A	[7:0]		SIGN	AL_SHIFT_A	(4:0]			NAL_SIZE_A[
0x0112	DECIMATE_A	[15:8] [7:0]	C	ECIMATE_FA	Reserved CTOR_A[3:0]		DECIMATE_T	TE_FACTOR_ TYPE_A[3:0]	_A[6:4]	0x0000	R/W
0x0113	DIGINT_ LIT_A	[15:8]				Reserved				LIT_ OFFSET_ A[8]	0x0026	R/W

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RW
0x0114	DIGINT_	[15:8]				DARK2_OFFS	ET_A[8:1]				0x2306	R/W
	DARK_A	[7:0]	DARK2_ OFFSET_A[0]				1_OFFSET_A[6:0]				
0x0115	THRESH_	[15:8]				Reserv	ed				0x0000	R/V
	CFG_A	[7:0]	THRESH1_ CHAN_A	THRESH1_ DIR_A	THRESH1_	_TYPE_A[1:0]	THRESHO_ CHAN_A	THRESHO_ DIR_A		RESH0_ E_A[1:0]		
0x0116	THRESHO_A	[15:8]		Reserved			THRES	H0_SHIFT_A	[4:0]		0x0000	R/V
		[7:0]			T	THRESHO_VAL	.UE_A[7:0]					
0x0117	THRESH1_A	[15:8]		Reserved			THRES	H1_SHIFT_A	[4:0]		0x0000	R/V
		[7:0]			T	HRESH1_VAL	.UE_A[7:0]			/		
0x0120	TS_CTRL_B	[15:8]	SUBSAMPLE_ B	CH2_EN_B		TYPE_ B[1:0]		ELECT_B[1:0]		IESLOT_ SET_B[9:8]	0x0000	R/V
		[7:0]			TI	MESLOT_OFF	SET_B[7:0]					
0x0121	TS_PATH_B	[15:8]		PRE_WIDT	H_B[3:0]		Rese	rved	TS_GPIO_	B AFE_ PATH_ CFG_B[8]	0x40DA	R/V
		[7:0]				AFE_PATH_C	FG_B[7:0]	Share.		7	1	
0x0122	INPUTS_B	[15:8]		INP78_	B[3:0]			INP56_I	3[3:0]		0x0000	R/V
		[7:0]		INP34_	B[3:0]			INP12_I				
0x0123	CATHODE_B	[15:8]	Reserved	Р	PRECON_B[2:	:0]	VC2_PUL	SE_B[1:0]	VC2_	ALT_B[1:0]	0x0000	R/V
		[7:0]	VC2_SE	L_B[1:0]	VC1_PU	LSE_B[1:0]	VC1_AL	T_B[1:0]	VC1_	SEL_B[1:0]		
0x0124	AFE_TRIM_B	[15:8]	TIA_CEIL_ DETECT_EN_ B	CH2_TRIM_	INT_B[1:0]	PULSE_B VREF_B[1:0]					0x03C0	R/V
		[7:0]	VREF_PULSE	SE_VAL_B[1:0] TIA_GAIN_CH2_B[2:0] TIA_GAIN_CH1_B[2:0]								
0x0125	LED_ POW12_B	[15:8]	LED_ LED_CURRENT2_B[6:0] DRIVESIDE2_ B							0x0000	R/V	
		[7:0]	LED_ DRIVESIDE1_ B		LED_CURRENT1_B[6:0]							
0x0126	LED_ POW34_B	[15:8]	LED_ DRIVESIDE4_ B			LED_C	CURRENT4_B[6:0]			0x0000	R/V
		[7:0]	LED_ DRIVESIDE3_ B			LED_0	CURRENT3_B	6:0]				
0x0127	COUNTS_B	[15:8]		37		NUM_INT_	B[7:0]				0x0101	R/V
		[7:0]		3.7		NUM_REPEA	T_B[7:0]				1	
0x0128	PERIOD_B	[15:8]	Rese	rved	MOD T	YPE_B[1:0]	Rese	rved	MIN PE	RIOD_B[9:8]	0x0000	R/V
	_	[7:0]		"		MIN_PERIO	D_B[7:0]				1	
0x0129	LED_	[15:8]	JA 3 /			LED_WIDTH	I_B[7:0]				0x0210	R/V
	PULSE_B	[7:0]				LED_OFFSE	T_B[7:0]					
0x012A	INTEG_ SETUP_B	[15:8]	SINGLE_ INTEG_B	_	MP_DISABL	E_B[2:0]	AFE_INT_C_ BUF_B			BLE_B[2:0]	0x0003	R/V
	A	[7:0]	ADC_COL		Reserved			_WIDTH_B[4				
0x012B	INTEG_OS_B	[15:8]		Reserved				_OFFSET_B[1	2:8]		0x0214	R/\
		[7:0]				INTEG_OFFSI						
0x012C	MOD_	[15:8]	MOD_WIDTH_B[7:0]							0x0001	R/\	
	PULSE_B	[7:0]				MOD_OFFSE	T_B[7:0]					
0x012D	PATTERN_B	[15:8]		LED_DISAB				MOD_DISAE			0x0000	R/V
		[7:0]		SUBTRAC	T_B[3:0]			REVERSE_IN]		
0x012E	ADC_OFF1_B		Rese	rved			H1_ADC_AD	JUST_B[13:8]			0x0000	R/V
		[7:0]		T	C	H1_ADC_ADJ						
0x012F	ADC_OFF2_B		ZERO_ ADJUST_B	Reserved			H2_ADC_AD	JUST_B[13:8]			0x0000	R/V
		[7:0]				H2_ADC_ADJ	UST_B[7:0]	T				
0x0130	DATA	[15:8]		DAF	RK_SHIFT_B[4:0]		DA	RK_SIZE_I	B[2:0]	0x0003	R/V

0.	N	D''	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	.	5 1
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x0132	DECIMATE_B		_		Reserved				ATE_FACTO		0x0000	R/W
	DIGNIT LIT	[7:0]	L	DECIMATE_FA	ACTOR_B[3:0			DECIMATE_	TYPE_B[3:0]		0.000	5 044
0x0133	DIGINT_LIT_ B	[15:8]				Reserved				LIT_ OFFSET_ B[8]	0x0026	R/W
		[7:0]				LIT_OFFSE	Γ_B[7:0]			•	1	
0x0134	DIGINT_	[15:8]				DARK2_OFFS	SET_B[8:1]				0x2306	R/W
	DARK_B	[7:0]	DARK2_ OFFSET_B[0]			DARK	(1_OFFSET_B[6:0]			/	
0x0135	THRESH_ CFG_B	[15:8]				Reserv					0x0000	R/W
		[7:0]	THRESH1_ CHAN_B	THRESH1_ DIR_B	THRESH1	_TYPE_B[1:0]	CHAN_B	THRESHO_ DIR_B	В	H0_TYPE_ [1:0]	/	
0x0136	THRESHO_B	[15:8]		Reserved				H0_SHIFT_E	3[4:0]	A	0x0000	R/W
		[7:0]			•	THRESHO_VAI						
0x0137	THRESH1_B	[15:8]		Reserved			THRES	H1_SHIFT_E	3[4:0]		0x0000	R/W
		[7:0]				THRESH1_VAI			/			
0x0140	TS_CTRL_C	[15:8]	SUBSAMPLE_ C	CH2_EN_C			INPUT_R_SE	:LECT_C[1:0]		T_OFFSET_ [9:8]	0x0000	R/W
		[7:0]				IMESLOT_OFF						
0x0141	TS_PATH_C	[15:8]		PRE_WIDT	ГН_C[3:0]		Rese	rved	TS_GPIO_0	AFE_PAT H_CFG_C[8]	0x40DA	R/W
		[7:0]				AFE_PATH_C	FG_C[7:0]				1	
0x0142	INPUTS_C	[15:8]		INP78_	C[3:0]			INP56_	_C[3:0]		0x0000	R/W
		[7:0]		INP34_C[3:0] INP12_C[3:0]						1		
0x0143	CATHODE_C	[15:8]	Reserved							0x0000	R/W	
		[7:0]	VC2_SE							1		
0x0144	AFE_TRIM_C	[15:8]	TIA_CEIL_ DETECT_EN_ C	CH2_TRIM_	_INT_C[1:0]	CH1_TRIM	_INT_C[1:0]	VREF_ PULSE_C	_	_TRIM_ =_C[1:0]	0x03C0	R/W
		[7:0]	VREF_PULSE	VAL_C[1:0]	TIA	GAIN_CH2_	C[2:0]	TIA	GAIN_CH1_	C[2:0]	1	
0x0145	LED_ POW12_C	[15:8]	LED_ DRIVESIDE2_ C		1	LED_0	CURRENT2_C[[6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE1_		/	LED_0	CURRENT1_C[[6:0]			_	
0x0146	LED_ POW34_C	[15:8]	C LED_ DRIVESIDE4_			LED_0	CURRENT4_C[[6:0]			0x0000	R/W
			C /								_	
		[7:0]	DRIVESIDE3_			LED_0	CURRENT3_C[6:0]				
0x0147	COUNTS_C	[15:8]				NUM_INT	C[7:0]				0x0101	R/W
		[7:0]				NUM_REPEA					-	
0x0148	PERIOD_C	[15:8]	Rese	rved	MOD T	YPE C[1:0]	Rese	rved	MINI PER	RIOD_C[9:8]	0x0000	R/W
0,101.10	. 211102_0	[7:0]	Rese		11100_1	MIN_PERIO		1100	141114_1 21		OXOGGG	.,,,,,
0x0149	LED_	[15:8]				LED_WIDTH					0x0210	R/W
0.0143	PULSE_C	[7:0]				LED_WIDTI					0.0210	11/ VV
0.0144			CINICIE	CH2 A	VAD DICADI			CIII A	MD DICABI	L C[3.0]	0.,0003	D/M
0x014A	INTEG_ SETUP_C	[15:8]	SINGLE_ INTEG_C		AMP_DISABL	.E_C[2:0]	AFE_INT_C_ BUF_C		MP_DISABL	LE_C[2:0]	0x0003	R/W
0.0140	INITEC OS C	[7:0]	ADC_COL		Reserved			G_WIDTH_C			0.0214	D/M
0x014B	INTEG_OS_C	[15:8]		Reserved		INITEC CESS		_OFFSET_C[12:8]		0x0214	R/W
		[7:0]				INTEG_OFFS					0.0000	
0x014C	MOD_	[15:8]				MOD_WIDT					0x0001	R/W
	PULSE_C	[7:0]				MOD_OFFSE	ET_C[7:0]					
0x014D	PATTERN_C	[15:8] [7:0]		LED_DISAE SUBTRAC				MOD_DISA REVERSE_IN			0x0000	R/W

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2		Bit 8 Bit 0	Reset	RW
0x014E	ADC_OFF1_C		_	erved	DIC 3		H1_ADC_AD.		DIL I	DILU	0x0000	R/W
0X014L	ADC_OITI_C	[7:0]	ilese	erveu		H1_ADC_ADJ		[0.51]			000000	11/ ۷۷
0x014F	ADC_OFF2_C		ZERO	Reserved			H2_ADC_AD.	ILICT ([12.0]			0x0000	R/W
UXU14F	ADC_OFF2_C	[15:6]	ADJUST_C	Reserved			nz_ADC_AD.	1031_C[13:0]			UXUUUU	IT/ VV
		[7:0]	7103031_C			H2_ADC_ADJ	UST ([7:0]				1	
0x0150	DATA_	[15:8]		DVI	RK_SHIFT_C		031_C[7.0]	DVI	RK_SIZE_C[2	2∙∩1	0x0003	R/W
000130	FORMAT C										000003	IT/ VV
	_	[7:0]		SIGN	IAL_SHIFT_0	C[4:0]		-	IAL_SIZE_C[
0x0152	DECIMATE_C	[15:8]			Reserved				TE_FACTOR	R_C[6:4]	0x0000	R/W
		[7:0]	1	DECIMATE_FA	ACTOR_C[3:0)]		DECIMATE_T	YPE_C[3:0]	<i>A</i>	1	
0x0153	DIGINT_LIT_C	[15:8]				Reserved				LIT_ OFFSET_ C[8]	0x0026	R/W
		[7:0]				LIT_OFFSET						
0x0154	DIGINT_	[15:8]				DARK2_OFFS	ET_C[8:1]				0x2306	R/W
	DARK_C	[7:0]	DARK2_ OFFSET_C[0]			DARK	1_OFFSET_C[6:0]		"	_	
0x0155	THRESH	[15:8]	0520[0]			Reserv	ed	3.111			0x0000	R/W
0,0133	CFG_C	[7:0]	THRESH1_ CHAN_C	THRESH1_ DIR_C	THRESH1	_TYPE_C[1:0]	THRESHO_ CHAN_C	THRESHO_ DIR_C	THRESHO C[1		00000	
0x0156	THRESH0 C	[15:8]		Reserved	-			H0_SHIFT_C[0x0000	R/W
		[7:0]				THRESHO_VAL					1	.,,
0x0157	THRESH1_C	[15:8]		Reserved				H1 SHIFT CI	4.01		0x0000	R/W
0.0137	c	[7:0]		neserved		THRESH1_VAL		Si i_c[.,,,,,
0x0160	TS_CTRL_D	[15:8]	SUBSAMPLE	CH2_EN_D		TYPE_D[1:0]		I ECT D[1:0]	TIMESLOT	OFFSET	0x0000	R/W
00100	I3_CINL_D	[13.0]	D	CHZ_EN_D	SAIVIF LE	_117E_D[1.0]	INFUI_K_3E	LECI_D[1.0]	D[9		000000	IT/ VV
		[7:0]		TIMESLOT_OFFSET_D[7:0]							-	
0x0161	TS_PATH_D	[15:8]		PRE_WIDTH_D[3:0] Reserved TS_GPIO_ AFE_							0x40DA	R/W
0,0101	13_17(111_0	[13.0]		THE_WIDT	11_D[5.0]		nesei	vea	PATH_ CFG_D[8]	OXTODA	1000	
		[7:0]			M	AFE_PATH_CI	G_D[7:0]					
0x0162	INPUTS_D	[15:8]		INP78_	D[3:0]			INP56_0	D[3:0]		0x0000	R/W
		[7:0]		INP34	D[3:0]			INP12_0	D[3:0]		1	
0x0163	CATHODE_D	[15:8]	Reserved	F	PRECON_D[2	2:0]	VC2_PUL	SE_D[1:0]	VC2_AL	T_D[1:0]	0x0000	R/W
		[7:0]	VC2 SE	L_D[1:0]		JLSE_D[1:0]	VC1_AL	Γ D[1:0]	VC1_SEL	L D[1:0]		
0x0164	AFE TRIM D	[15:8]	TIA_CEIL_		INT_D[1:0]			VREF_	AFE_TRIA	M VREF	0x03C0	R/W
			DETECT_EN_					PULSE_D	_ D[1			
		[7:0]	VREF_PULSE	E_VAL_D[1:0]	TI	A_GAIN_CH2_	D[2:0]	TIA_G	AIN_CH1_C	0[2:0]		
0x0165	LED_ POW12_D	[15:8]	LED_ DRIVESIDE2_ D			LED_C	CURRENT2_D[6:0]			0x0000	R/W
		[7:0]	LED			LED (URRENT1_D[6:01				
		[7.0]	DRIVESIDE1_			225_0	.01.11.2.11.1_0[0.01				
			D									
	LED	[15:8]	LED_			LED_C	URRENT4_D[6:0]			0x0000	R/W
0x0166			DRIVESIDE4_									
0x0166	POW34_D		<u></u>									
0x0166		[7.0]	D			150	LIDDENITA DI	c 01				
0x0166		[7:0]	D LED_ DRIVESIDE3_ D			LED_C	CURRENT3_D[6:0]				
0x0166 0x0167		[7:0] [15:8]	LED_ DRIVESIDE3_					6:0]			0x0101	R/W
	POW34_D	[15:8]	LED_ DRIVESIDE3_			NUM_INT_	D[7:0]	6:0]			0x0101	R/W
0x0167	POW34_D COUNTS_D	[15:8] [7:0]	LED_ DRIVESIDE3_ D	erved	MOD 1	NUM_INT_ NUM_REPEA	D[7:0] T_D[7:0]		MIN PERIO	OD D[9:8]		
	POW34_D	[15:8] [7:0] [15:8]	LED_ DRIVESIDE3_ D	erved	MOD_1	NUM_INT_ NUM_REPEA TYPE_D[1:0]	D[7:0] T_D[7:0] Rese		MIN_PERIO	OD_D[9:8]	0x0101 0x0000	R/W
0x0167 0x0168	POW34_D COUNTS_D PERIOD_D	[15:8] [7:0] [15:8] [7:0]	LED_ DRIVESIDE3_ D	erved	MOD_1	NUM_INT_ NUM_REPEA TYPE_D[1:0] MIN_PERIOD	D[7:0] T_D[7:0] Rese D_D[7:0]		MIN_PERIO	DD_D[9:8]	0x0000	R/W
0x0167	POW34_D COUNTS_D PERIOD_D LED_	[15:8] [7:0] [15:8] [7:0] [15:8]	LED_ DRIVESIDE3_ D	erved	MOD_1	NUM_INT_ NUM_REPEA TYPE_D[1:0] MIN_PERIOD LED_WIDTH	D[7:0] T_D[7:0] Rese D_D[7:0]D[7:0]		MIN_PERIO	DD_D[9:8]		
0x0167 0x0168 0x0169	POW34_D COUNTS_D PERIOD_D LED_ PULSE_D	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_D			NUM_INT_ NUM_REPEA TYPE_D[1:0] MIN_PERIOD LED_WIDTH LED_OFFSE	D[7:0] T_D[7:0] Rese D_D[7:0] LD[7:0] T_D[7:0]	rved			0x0000 0x0210	R/W
0x0167 0x0168	POW34_D COUNTS_D PERIOD_D LED_	[15:8] [7:0] [15:8] [7:0] [15:8]	LED_ DRIVESIDE3_ D		MOD_1	NUM_INT_ NUM_REPEA TYPE_D[1:0] MIN_PERIOD LED_WIDTH LED_OFFSE	D[7:0] T_D[7:0] Rese D_D[7:0]D[7:0]	rved	MIN_PERIO		0x0000	R/W

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8	Reset	RW
0x016B	INTEG_OS_D	[15:8]		Reserved	0.00			OFFSET_D		2.00	0x0214	R/W
		[7:0]				INTEG_OFFS						
0x016C	MOD	[15:8]				MOD WIDT					0x0001	R/W
	PULSE_D	[7:0]				MOD_OFFS						
0x016D	PATTERN_D	[15:8]		LED_DISAE	BLE D[3:0]			MOD_DISA	BLE D[3:0	01	0x0000	R/W
	_	[7:0]		SUBTRAC				REVERSE_IN		_		
0x016E	ADC_OFF1_	[15:8]	Rese			(CH1_ADC_AD.				0x0000	R/W
		[7:0]			C	H1_ADC_AD.	JUST_D[7:0]					
0x016F	ADC_OFF2_ D	[15:8]	ZERO_ ADJUST_D	Reserved			CH2_ADC_AD.	JUST_D[13:8	3]		0x0000	R/W
		[7:0]			C	H2_ADC_AD.	JUST_D[7:0]				/	
0x0170	DATA_	[15:8]		DAI	rk_shift_d[[4:0]		DA	ARK_SIZE_	_D[2:0]	0x0003	R/W
	FORMAT_D	[7:0]		SIGN	IAL_SHIFT_D	[4:0]		SIG	NAL_SIZE	_D[2:0]		
0x0172	DECIMATE_D	[15:8]			Reserved			DECIM	ATE_FAC	TOR_D[6:4]	0x0000	R/W
		[7:0]		ECIMATE_FA	CTOR_D[3:0]		DECIMATE_	TYPE_D[3	:0]		
0x0173	DIGINT_LIT_D	[15:8]				Reserved				LIT_ OFFSET_ D[8]	0x0026	R/W
		[7:0]				LIT_OFFSE	T_D[7:0]				1	
0x0174	DIGINT_	[15:8]		DARK2_OFFSET_D[8:1]							0x2306	R/W
	DARK_D	[7:0]	DARK2_ OFFSET_D[0]					6:0]				
0x0175	THRESH_	[15:8]		Reserved								R/W
	CFG_D	[7:0]	THRESH1_ CHAN_D	THRESH1_ THRESH1_TYPE_D[1:0] THRESH0_ CHAN_D THRESH0_ DIR_D THRESH0_TYPE_D[1:0]								
0x0176	THRESH0_D	[15:8]		Reserved THRESHO_SHIFT_D[4:0]							0x0000	R/W
		[7:0]			٦	THRESHO_VA	LUE_D[7:0]					
0x0177	THRESH1_D	[15:8]		Reserved		1/	THRES	H1_SHIFT_0	0[4:0]		0x0000	R/W
		[7:0]			7	THRESH1_VA	LUE_D[7:0]					
0x0180	TS_CTRL_E	[15:8]	SUBSAMPLE_ E	CH2_EN_E	SAMPLE_	TYPE_E[1:0]	INPUT_R_SE	:LECT_E[1:0]	TIMESI	OT_OFFSET_ E[9:8]	0x0000	R/W
		[7:0]				IMESLOT_OF						
0x0181	TS_PATH_E	[15:8]		PRE_WID1	TH_E[3:0]		Rese	rved	TS_GPIO	P_E AFE_PAT H_CFG_E[8]	0x40DA	R/W
		[7:0]		1		AFE_PATH_C	FG_E[7:0]					
0x0182	INPUTS_E	[15:8]		/ INP78_	E[3:0]			INP56	_E[3:0]		0x0000	R/W
		[7:0]		INP34_	E[3:0]			INP12	_E[3:0]			
0x0183	CATHODE_E	[15:8]	Reserved	F	PRECON_E[2	:0]	VC2_PUL	SE_E[1:0]	VC2_	_ALT_E[1:0]	0x0000	R/W
		[7:0]	VC2_SE	L_E[1:0]	VC1_PL	ILSE_E[1:0]	VC1_AL	T_E[1:0]	VC1_	_SEL_E[1:0]		
0x0184	AFE_TRIM_E	[15:8]	TIA_CEIL_ DETECT_EN_ E	CH2_TRIM	_INT_E[1:0]	CH1_TRIA	/_INT_E[1:0]	VREF_ PULSE_E		E_TRIM_ EF_E[1:0]	0x03C0	R/W
		[7:0]	VREF_PULSE	VAL E[1:0]	TIA	GAIN_CH2	E[2:0]	TIA	GAIN_CH	1 E[2:0]	1	
0x0185	LED_ POW12_E	[15:8]	LED_ DRIVESIDE2_				CURRENT2_E[0x0000	R/W
	1	[7:0]	LED_ DRIVESIDE1_ E	LED_CURRENT1_E[6:0]						_		
0x0186	LED_ POW34_E	[15:8]	LED_ DRIVESIDE4_ E		LED_CURRENT4_E[6:0]						0x0000	R/W
		1			LED_CURRENT3_E[6:0]						1	
		[7:0]	LED_ DRIVESIDE3_ E			LED_	CURRENT3_E[6:0]				
0x0187	COUNTS_E	[7:0] [15:8]	DRIVESIDE3_			LED_ NUM_INT		6:0]			0x0101	R/W

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RW
0x0188	PERIOD_E	[15:8]	Rese			YPE_E[1:0]	Rese			RIOD_E[9:8]	0x0000	R/W
000100	PERIOD_E	[7:0]	Rese	rveu	MOD_I	MIN_PERIOI		rveu	WIIIN_PER	(100_[9:6]	UXUUUU	IT/ VV
0x0189	LED_PULSE_E					LED_WIDTH					0x0210	R/W
UXU109	LED_FOLSE_E	[7:0]				LED_WIDTE					000210	IT/ VV
0x018A	INTEG_ SETUP_E	[15:8]	SINGLE_ INTEG_E	CH2_A	MP_DISABL		AFE_INT_ C_BUF_E	CH1_A	MP_DISABL	_E_E[2:0]	0x0003	R/W
		[7:0]	ADC_COL	JNT_E[1:0]	Reserved		INTEG	_WIDTH_E	[4:0]			
0x018B	INTEG_OS_E	[15:8]		Reserved			INTEG_	OFFSET_E	[12:8]		0x0214	R/W
		[7:0]				INTEG_OFFS	ET_E[7:0]			<i></i>		
0x018C	MOD_	[15:8]				MOD_WIDT	H_E[7:0]			/	0x0001	R/W
	PULSE_E	[7:0]				MOD_OFFSE	ET_E[7:0]					
0x018D	PATTERN_E	[15:8]		LED_DISAB	LE_E[3:0]			MOD_DISA	BLE_E[3:0]		0x0000	R/W
		[7:0]		SUBTRAC	T_E[3:0]			REVERSE_IN	NTEG_E[3:0]	Ž		
0x018E	ADC_OFF1_E	[15:8]	Rese	rved		(H1_ADC_AD.	JUST_E[13:8	3]		0x0000	R/W
		[7:0]			С	H1_ADC_ADJ	UST_E[7:0]				1	
0x018F	ADC_OFF2_E	[15:8]	ZERO_	Reserved			.H2_ADC_AD.	JUST E[13:8	31		0x0000	R/W
0,10.01	7.5 6_02_2	[.5.0]	ADJUST_E	eserreu			,,	,00,			0.10000	
		[7:0]		1	С	H2_ADC_ADJ	UST_E[7:0]					
0x0190	DATA	[15:8]		DAF	RK_SHIFT_E[4:0]		D/	ARK_SIZE_E	[2:0]	0x0003	R/W
	FORMAT_E	[7:0]			AL_SHIFT_E	-			NAL SIZE E			1
0x0192	DECIMATE_E				Reserved	2			ATE_FACTO		0x0000	R/W
0.0.72		[7:0]	Г	DECIMATE_FA		 I			TYPE_E[3:0]			
0x0193	DIGINT_LIT_	[15:8]		/	ETON_E[5.0]	Reserved		DEC.IVII/ (TE_		LIT_	0x0026	R/W
0.0175	E	[13.0]		OFFSET_ E[8]						0,0020	10,00	
		[7:0]	LIT_OFFSET_E[7:0]									
0x0194	DIGINT_	[15:8]				DARK2_OFFS	ET_E[8:1]				0x2306	R/W
	DARK_E	[7:0]	DARK2_ OFFSET_E[0]	DARK2_ DARK1_OFFSET_E[6:0]								
0x0195	THRESH_	[15:8]				Reserv	ed				0x0000	R/W
	CFG_E	[7:0]	THRESH1_ CHAN_E	THRESH1_ DIR_E	THRESH1_	_TYPE_E[1:0]	THRESHO_ CHAN_E	THRESHO_ DIR_E		_TYPE_E[1:0]		
0x0196	THRESHO_E	[15:8]		Reserved				H0_SHIFT_E	[4:0]		0x0000	R/W
		[7:0]	4]	THRESHO_VAL						
0x0197	THRESH1_E	[15:8]		Reserved			THRES	H1_SHIFT_E	[4:0]		0x0000	R/W
		[7:0]				THRESH1_VAL						
0x01A0	TS_CTRL_F	[15:8]	SUBSAMPLE_ F	CH2_EN_F			INPUT_R_SE	LECT_F[1:0]		T_OFFSET_ [9:8]	0x0000	R/W
		[7:0]				IMESLOT_OFF			I			
0x01A1	TS_PATH_F	[15:8]	^ } ′	PRE_WIDT	H_F[3:0]		Reser	rved	TS_GPIO_F	AFE_PAT H_CFG_F[8]	0x40DA	R/W
		[7:0]	\./			AFE_PATH_C	FG F[7:0]					
0x01A2	INPUTS_F	[15:8]	7	INP78_				INP56	F[3:0]		0x0000	R/W
*****		[7:0]		INP34_				INP12			1	
0x01A3	CATHODE_F	[15:8]	Reserved		RECON_F[2:	·01	VC2_PUL			LT_F[1:0]	0x0000	R/W
0,1011115		[7:0]	VC2_SE			LSE_F[1:0]	VC1_AL			EL_F[1:0]		
0x01A4	AFE_TRIM_F	[15:8]	TIA_CEIL_	CH2_TRIM_		1	INT F[1:0]	VREF_		IM VREF	0x03C0	R/W
OXOTAT	AI C_TIMIN_T	[13.0]	DETECT_EN_	CHZ_HMM_	_1141_1 [1.0]	CITI_INIM	_1141_1 [1.0]	PULSE_F	_	[1:0]	0x03C0	11/ VV
		[7:0]	VREF_PULSE	_VAL_F[1:0]	TIA	_GAIN_CH2_	F[2:0]	TIA_	GAIN_CH1_	_F[2:0]	1	
0x01A5	LED_ POW12_F	[15:8]	LED_ DRIVESIDE2_ F			LED_0	CURRENT2_F[6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE1_ F			LED_0	CURRENT1_F[6:0]				

_			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x01A6	LED_ POW34_F	[15:8]	LED_ DRIVESIDE4_ F			LED_0	CURRENT4_F	·[6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE3_ F			LED_0	CURRENT3_F	[6:0]			=	
0x01A7	COUNTS_F	[15:8]				NUM_INT_	F[7:0]				0x0101	R/W
	_	[7:0]				NUM_REPEA						
0x01A8	PERIOD_F	[15:8]	Rese	rved	MOD_T	YPE_F[1:0]	Res	erved	MIN_PER	IOD_F[9:8]	0x0000	R/W
		[7:0]				MIN_PERIO	D_F[7:0]					
0x01A9	LED_PULSE_F	[15:8]				LED_WIDTH					0x0210	R/W
		[7:0]				LED_OFFSE					7	
0x01AA	INTEG_ SETUP_F	[15:8]	SINGLE_ INTEG_F		MP_DISABL	.E_F[2:0]	AFE_INT_C BUF_F		MP_DISABL	.E_F[2:0]	0x0003	R/W
		[7:0]	ADC_COU		Reserved			G_WIDTH_F[
0x01AB	INTEG_OS_F	[15:8]		Reserved				G_ OFFSET_F[12:8]		0x0214	R/W
		[7:0]				INTEG_OFFS						
0x01AC	MOD_ PULSE_F	[15:8]				MOD_WIDT					0x0001	R/W
		[7:0]		150 01640		MOD_OFFSE	T_F[7:0]	1100 0154	DI E. E[0.0]			5.01
0x01AD	PATTERN_F	[15:8]		LED_DISAB				MOD_DISA			0x0000	R/W
0x01AE	ADC_OFF1_F	[7:0]	Rese	SUBTRAC	1_F[3:0]		THI ADC AT	REVERSE_IN DJUST_F[13:8			0x0000	R/W
UXUTAE	ADC_OFFI_F	[7:0]	nese	rveu				סיכו]ד_וכחנל	l		000000	IT/ VV
0x01AF	ADC_OFF2_F		ZERO_ ADJUST_F	Reserved				DJUST_F[13:8]]		0x0000	R/W
		[7:0]	7.63031_1	CH2_ADC_ADJUST_F[7:0]								
0x01B0	DATA	[15:8]		DAF	RK_SHIFT_F			DA	.RK_SIZE_F[2:01	0x0003	R/W
	FORMAT_F	[7:0]			IAL_SHIFT_F		/		NAL_SIZE_F		1	
0x01B2	DECIMATE_F	[15:8]			Reserved	//			ATE_FACTO		0x0000	R/W
	_	[7:0]	D	ECIMATE_FA	CTOR_F[3:0	1/		DECIMATE_				
0x01B3	DIGINT_LIT_ F	[15:8]				Reserved	1	_		LIT_ OFFSET_	0x0026	R/W
		[7:0]			_//	LIT_OFFSET	F[7·0]			F[8]	-	
0x01B4	DIGINT_	[15:8]		/		DARK2_OFFS					0x2306	R/W
0.0104	DARK_F	[7:0]	DARK2_ OFFSET_F[0]		/		1_OFFSET_F	[6:0]			0X2300	11/ ۷۷
0x01B5	THRESH_	[15:8]		/ /		Reserv	ed				0x0000	R/W
	CFG_F	[7:0]	THRESH1_ CHAN_F	THRESH1_ DIR_F	THRESH1	_TYPE_F[1:0]	THRESHO_ CHAN_F	THRESHO_ DIR_F	-	_TYPE_F[1:0]		
0x01B6	THRESHO_F	[15:8]	61	Reserved			THRE	SH0_SHIFT_F	[4:0]		0x0000	R/W
		[7:0]				THRESHO_VAL	UE_F[7:0]					
0x01B7	THRESH1_F	[15:8] [7:0]		Reserved		THRESH1_VAL		SH1_SHIFT_F	[4:0]		0x0000	R/W
0x01C0	TS_CTRL_G	[15:8]	SUBSAMPLE_ G	CH2_EN_G		_TYPE_G[1:0]		ELECT_G[1:0]		T_OFFSET_ [9:8]	0x0000	R/W
		[7:0]				IMESLOT_OFF						
0x01C1	TS_PATH_G	[15:8]	PRE_WIDTH_G[3:0] Reserved TS_GPIO_G AFE_PATHCFG_G[8]								R/W	
		[7:0]	AFE_PATH_CFG_G[7:0]									
0x01C2	INPUTS_G	[15:8]	INP78_G[3:0] INP56_G[3:0]							0x0000	R/W	
0:0163	CATHODE	[7:0]	D d	INP34_		0.01	VC2 DII	INP12_		T C[1 0]	00000	D // //
0x01C3	CATHODE_G	[7:0]	Reserved VC2_SEL		RECON_G[2	!:0] JLSE_G[1:0]		LSE_G[1:0] LT_G[1:0]		_T_G[1:0] EL_G[1:0]	0x0000	R/W
0x01C4	AFE_TRIM_G		TIA_CEIL_ DETECT_EN_	CH2_TRIM_			VC1_AI _INT_G[1:0]	VREF_ PULSE_G		_VREF_G[1:0] _VREF_G[1:0]	0x03C0	R/W
		[7:0]	G VREF_PULSE	_VAL_G[1:0]	TIA	A_GAIN_CH2_	G[2:0]		GAIN_CH1_	G[2:0]		

D -	N	D:4	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	D	D 1
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x01C5	LED_ POW12_G	[15:8]	LED_ DRIVESIDE2_ G			LED_0	CURRENT2_G	[6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE1_ G			LED_	CURRENT1_G	[6:0]				
0x01C6	LED_ POW34_G	[15:8]	LED_ DRIVESIDE4_ G			LED_0	CURRENT4_G	[6:0]		/	0x0000	R/W
		[7:0]	LED_ DRIVESIDE3_ G			LED_(CURRENT3_G	[6:0]		/		
0x01C7	COUNTS_G	[15:8] [7:0]				NUM_INT					0x0101	R/W
0x01C8	PERIOD_G	[15:8]	Rese	erved	MOD_	TYPE_G[1:0]	Rese	rved	MIN_PER	IOD_G[9:8]	0x0000	R/W
		[7:0]				MIN_PERIO						
0x01C9	LED_PULSE_ G	[7:0]				LED_WIDTH			<u> </u>		0x0210	R/W
0x01CA	INTEG_	[15:8]	SINGLE_	CH2	AMP_DISABI		AFE_INT_C_	CH1 AI	MP_DISABL	F G[2:0]	0x0003	R/W
OXOTEA	SETUP_G		INTEG_G				BUF_G			L_d[2.0]	0,0003	10,00
0x01CB	INTEG_OS_G	[7:0] [15:8]	ADC_COL	JNT_G[1:0] Reserved	Reserved			_width_g[_offset_g[0x0214	R/W
UXUICB	INTEG_O3_G	[7:0]		reserved		INTEG_OFFS		_OFF3E1_G[12:0]		UXU214	IT/ VV
0x01CC	MOD_	[15:8]				MOD_WIDT		/			0x0001	R/W
0,101.00	PULSE_G	[7:0]				MOD_OFFSI					-	.,, .,
0x01C D	PATTERN_G	[15:8]		LED_DISA	BLE_G[3:0]			MOD_DISA	BLE_G[3:0]		0x0000	R/W
D		[7:0]		SUBTRAC	CT_G[3:0]			REVERSE_IN	TEG G[3:0]		1	
0x01CE	ADC_OFF1_	[15:8]	Rese	erved			CH1_ADC_AD.	_			0x0000	R/W
		[7:0]				CH1_ADC_AD.	JUST_G[7:0]					
0x01CF	ADC_OFF2_ G	[15:8]	ZERO_ ADJUST_G	Reserved		"	CH2_ADC_AD.	JUST_G[13:8]]		0x0000	R/W
0.0100	DATA	[7:0]		D.4		CH2_ADC_AD.	JUST_G[7:0]	D.4	DV C17E C1	[2.0]	00003	DAM
0x01D0	DATA_ FORMAT_G	[15:8] [7:0]			NAL_SHIFT_G				rk_size_g nal_size_g		0x0003	R/W
0x01D2	DECIMATE_G			3101	Reserved	G[4.0]			ATE_FACTO		0x0000	R/W
OXOTEZ	DECIMINATE_G	[7:0]		DECIMATE_F		01		DECIMATE_T			00000	10,00
0x01D3	DIGINT_LIT_G					Reserved				LIT_ OFFSET_	0x0026	R/W
		[7:0]	/~}`			LIT OFFCE	T C[7:0]			G[8]		
0x01D4	DIGINT	[7:0] [15:8]				DARK2 OFFS					0x2306	R/W
0.0104	DARK_G	[7:0]	DARK2_ OFFSET_G[0]				(1_OFFSET_G	[6:0]			0.00	11/ ۷۷
0x01D5	THRESH_	[15:8]				Reserv	/ed				0x0000	R/W
///	CFG_G	[7:0]	THRESH1_ CHAN_G	THRESH1_ DIR_G	THRESH1	_TYPE_G[1:0]	THRESHO_ CHAN_G	THRESHO_ DIR_G		H0_TYPE_ [1:0]		
0x01D6	THRESH0_G	[15:8]		Reserved	'		THRES	H0_SHIFT_G	[4:0]		0x0000	R/W
		[7:0]				THRESHO_VA	LUE_G[7:0]					
0x01D7	THRESH1_G	[15:8]		Reserved				H1_SHIFT_G	[4:0]		0x0000	R/W
		[7:0]		T =		THRESH1_VA			T			
0x01E0	TS_CTRL_H	[15:8]	SUBSAMPLE_ H	CH2_EN_H		_TYPE_H[1:0]		ELECT_H[1:0]		T_OFFSET_ [9:8]	0x0000	R/W
		[7:0]			7	TIMESLOT_OF	FSET_H[7:0]					
0x01E1	TS_PATH_H	[15:8]		00=	TH_H[3:0]		Rese		TS_GPIO_	AFE_PATH	0 10	R/W

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x01E2	INPUTS_H	[15:8]		INP78_	_H[3:0]			INP56_	H[3:0]		0x0000	R/W
		[7:0]		INP34_	_H[3:0]			INP12_	H[3:0]			
0x01E3	CATHODE_H	[15:8]	Reserved	1	PRECON_H[2	2:0]	VC2_PUL	.SE_H[1:0]	VC2	_ALT_H[1:0]	0x0000	R/W
		[7:0]	VC2_SEL	H[1:0]	VC1_PU	JLSE_H[1:0]		.T_H[1:0]	VC1	_SEL_H[1:0]		
0x01E4	AFE_TRIM_H	[15:8]	TIA_CEIL_ DETECT_EN_ H	CH2_TRIM	I_INT_H[1:0]	CH1_TRIM	1_INT_H[1:0]	VREF_ PULSE_H		FE_TRIM_ REF_H[1:0]	0x03C0	R/W
		[7:0]	VREF_PULSE	VAL H[1:0]	TIA	A GAIN CH2	H[2:0]	TIA	GAIN CH	H1_H[2:0]	1	
0x01E5	LED_	[15:8]	LED_			LED	CURRENT2_H				0x0000	R/W
	POW12_H		DRIVESIDE2_ H								1	
		[7:0]	LED_ DRIVESIDE1_ H			LED_	CURRENT1_H	[6:0]				
0x01E6	LED_ POW34_H	[15:8]	LED_ DRIVESIDE4_ H			LED_	CURRENT4_H	[6:0]	,		0x0000	R/W
		[7:0]	LED_ DRIVESIDE3_			LED_	CURRENT3_H	[6:0]		7		
00155	COLINES	[1 [0]	H			NILINA INT	11[7.0]				0.0101	D 444
0x01E7	COUNTS_H	[15:8]				NUM_INT					0x0101	R/W
0.0150	PERIOD H	[7:0]	Daga		MOD T	NUM_REPEA		un/a al	NAINI E	DEDIOD LIGORI	00000	DAM
0x01E8	PERIOD_H	[15:8]	Rese	rvea	MOD_I	TYPE_H[1:0]		erved	MIIN_I	PERIOD_H[9:8]	0x0000	R/W
00150	LED DUICE	[7:0]				MIN_PERIO					00210	D () ()
0x01E9	LED_PULSE_ H	[7:0]		LED_WIDTH_H[7:0] LED_OFFSET_H[7:0]						0x0210	R/W	
0x01EA	INTEG	[15:8]	SINGLE	= = / -						0x0003	R/W	
OXOTEA	SETUP_H	[7:0]	INTEG_H	CH2_AMP_DISABLE_H[2:0]						0,0003	11/ VV	
0x01EB	INTEG_OS_H			Reserved				OFFSET_H[0x0214	R/W
		[7:0]				INTEG_OFFS						
0x01EC	MOD_	[15:8]				MOD_WIDT					0x0001	R/W
	PULSE_H	[7:0]			1	MOD_OFFSI	ET_H[7:0]					
0x01ED	PATTERN_H	[15:8]		LED_DISAI	BLE_H[3:0]			MOD_DISA	BLE_H[3	:0]	0x0000	R/W
		[7:0]		SUBTRAC	CT_H[3:0]			REVERSE_IN	TEG_H[3	3:0]		
0x01EE	ADC_OFF1_ H	[15:8]	Rese	rved			CH1_ADC_AD	JUST_H[13:8]		0x0000	R/W
		[7:0]			C	CH1_ADC_AD.						
0x01EF	ADC_OFF2_ H	[15:8]	ZERO_ ADJUST_H	Reserved			CH2_ADC_AD	JUST_H[13:8]		0x0000	R/W
0.0150	DATA	[7:0]	1/2/	٠.		H2_ADC_AD.	JUS1_H[7:0]		DI/ C:==	1112.03	00000	5.44
0x01F0	DATA_ FORMAT_H	[15:8]			RK_SHIFT_H				RK_SIZE		0x0003	R/W
0.0150		[7:0]		SIGI	NAL_SHIFT_F	1[4:0]				E_H[2:0]	0.0000	D 044
0x01F2	DECIMATE_H			ECIMANTE E	Reserved	21				TOR_H[6:4]	0x0000	R/W
0.0153	DICINIT LIT II	[7:0]	D	ECIMATE_FA	ACTOR_H[3:0			DECIMATE_1	YPE_H[.	-	0.0006	D // 4
0x01F3	DIGINT_LIT_H	[15:8]				Reserved				LIT_ OFFSET_ H[8]	0x0026	R/W
	1	[7:0]		LIT_OFFSET_H[7:0]							1	
0x01F4	DIGINT_	[15:8]								0x2306	R/W	
	DARK_H	[7:0]	DARK2_ OFFSET_H[0]			DARK	(1_OFFSET_H	[6:0]				
0x01F5	THRESH_	[15:8]				Reserv	ved				0x0000	R/W
	CFG_H	[7:0]	THRESH1_ CHAN_H	THRESH1_ DIR_H	THRESH1	_TYPE_H[1:0]	THRESHO_ CHAN_H	THRESHO_ DIR_H	THRESI	H0_TYPE_H[1:0]		
0x01F6	THRESH0_H	[15:8]		Reserved			THRES	SH0_SHIFT_H	[4:0]		0x0000	R/W
		[7:0]				THRESH0_VA	LUE_H[7:0]					
0x01F7	THRESH1_H	[15:8]		Reserved			THRES	SH1_SHIFT_H	[4:0]		0x0000	R/W
		[7:0]				THRESH1_VA	LUE_H[7:0]					

_			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_	
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x0200	TS_CTRL_I	[15:8]	SUBSAMPLE_	CH2_EN_I		_TYPE_I[1:0]		ELECT_I[1:0]		SLOT_ ET_I[9:8]	0x0000	R/W
		[7:0]				IMESLOT_OF						
0x0201	TS_PATH_I	[15:8]		PRE_WID	TH_I[3:0]		Rese	rved	TS_GPIO_I	AFE_PAT H_CFG_I[8]	0x40DA	R/W
		[7:0]				AFE_PATH_C	FG_I[7:0]					
0x0202	INPUTS_I	[15:8]		INP78_	_I[3:0]			INP56_	_I[3:0]		0x0000	R/W
		[7:0]		INP34_	_I[3:0]			INP12_	_I[3:0]			
0x0203	CATHODE_I	[15:8]	Reserved		PRECON_I[2:	:0]	VC2_PUI	LSE_I[1:0]	VC2_A	LT_I[1:0]	0x0000	R/W
		[7:0]	VC2_SE	L_I[1:0]	VC1_PU	JLSE_I[1:0]	VC1_AI	LT_I[1:0]	VC1_S	EL_I[1:0]		
0x0204	AFE_TRIM_I	[15:8]	TIA_CEIL_ DETECT_EN_I		_INT_I[1:0]	CH1_TRIM	1_INT_I[1:0]	VREF_ PULSE_I		TRIM_ I[1:0]	0x03C0	R/W
		[7:0]	VREF_PULSE	_VAL_I[1:0]	TIA	A_GAIN_CH2_	_I[2:0]	TIA_	GAIN_CH1_	_I[2:0]		
0x0205	LED_ POW12_I	[15:8]	LED_ DRIVESIDE2_I			LED_	CURRENT2_I[[6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE1_I				CURRENT1_I[3			
0x0206	LED_ POW34_I	[15:8]	LED_ DRIVESIDE4_I				CURRENT4_I[0x0000	R/W
	COLUMNITY I	[7:0]	LED_ DRIVESIDE3_I				CURRENT3_I[[6:0]			2 2424	
0x0207	COUNTS_I	[15:8]				NUM_INT					0x0101	R/W
0.0000	DEDICO I	[7:0]			1400.7	NUM_REPEA			AAINI DEE	2100 110 01	0x0000	D 044
0x0208	PERIOD_I	[15:8]	Rese	Reserved MOD_TYPE_I[1:0] Reserved MIN_PERIOD_I[9:8] MIN_PERIOD_I[7:0]								R/W
0.,0200	LED DUICE I	[7:0]		MIN_PERIOD_I[7:0] LED_WIDTH_I[7:0]								D/M
0x0209	LED_PULSE_I											R/W
0x020A	INTEG_ SETUP_I	[7:0] [15:8]	LED_OFFSET_I[7:0] SINGLE_ INTEG_I CH2_AMP_DISABLE_I[2:0] AFE_INT_ C_BUF_I CH1_AMP_DISABLE_I[2:0]								0x0003	R/W
	_	[7:0]	ADC_COL	JNT_I[1:0]	Reserved		INTE	G_WIDTH_I[4	4:0]			
0x020B	INTEG_OS_I	[15:8]		Reserved			INTEG	_OFFSET_I[12:8]		0x0214	R/W
		[7:0]				INTEG_OFFS	ET_I[7:0]					
0x020C	MOD_	[15:8]		Á		MOD_WIDT	H_I[7:0]				0x0001	R/W
	PULSE_I	[7:0]			7	MOD_OFFS	ET_I[7:0]					
0x020D	PATTERN_I	[15:8]		LED_DISA				MOD_DISA	BLE_I[3:0]		0x0000	R/W
		[7:0]		SUBTRAC	T_I[3:0]			REVERSE_IN	ITEG_I[3:0]			
0x020E	ADC_OFF1_I	[15:8] [7:0]	Rese	rved	C	H1_ADC_AD.	CH1_ADC_AD JUST_I[7:0])JUST_I[13:8]			0x0000	R/W
0x020F	ADC_OFF2_I	[15:8]	ZERO_ ADJUST_I	Reserved			CH2_ADC_AD	DJUST_I[13:8]			0x0000	R/W
		[7:0]			C	:H2_ADC_AD.	JUST_I[7:0]					
0x0210	DATA_	[15:8]			RK_SHIFT_I[ARK_SIZE_I[-	0x0003	R/W
	FORMAT_I	[7:0]	3	SIGN	NAL_SHIFT_I	[4:0]			NAL_SIZE_I			
0x0212	DECIMATE_I	[15:8]	>		Reserved		1		ATE_FACTO	DR_I[6:4]	0x0000	R/W
		[7:0]	[DECIMATE_F	ACTOR_I[3:0]			DECIMATE_	TYPE_I[3:0]			
0x0213	DIGINT_LIT_I	[15:8]	Reserved LIT_ OFFSET_ [[8]							0x0026	R/W	
		[7:0]	LIT_OFFSET_I[7:0]									
0x0214	DIGINT_	[15:8]	DARK2_OFFSET_I[8:1]							0x2306	R/W	
	DARK_I	[7:0]	DARK2_ OFFSET_I[0]			DAR	(1_OFFSET_I[[6:0]				
	THRESH_	[15:8]		1		Reserv	ed				0x0000	R/W
0x0215			-		TUDESLIA		1	TUDECUA	T/DE [4 0]	1		
0x0215	CFG_I	[7:0]	THRESH1_ CHAN_I	THRESH1_ DIR_I	THRESHT	_TYPE_I[1:0]	THRESHO_ CHAN_I	THRESHO_ DIR_I	THRESHO_	_TYPE_I[1:0]		
0x0215 0x0216		[7:0] [15:8]			THRESHT	_TYPE_I[1:0]	CHAN_I			_TYPE_I[1:0]	0x0000	R/W

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_	
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x0217	THRESH1_I	[15:8]		Reserved			THRE	SH1_SHIFT_I	[4:0]		0x0000	R/W
		[7:0]			<u> </u>	THRESH1_VA	LUE_I[7:0]					
0x0220	TS_CTRL_J	[15:8]	SUBSAMPLE_ J	CH2_EN_J	SAMPLE_	TYPE_J[1:0]	INPUT_R_S	ELECT_J[1:0]		IESLOT_ SET_J[9:8]	0x0000	R/W
		[7:0]			T	IMESLOT_OF	FSET_J[7:0]				1	
0x0221	TS_PATH_J	[15:8]		PRE_WID	TH_J[3:0]		Rese	rved	TS_GPIO_	J AFE_PAT H_CFG_J[8]	0x40DA	R/W
		[7:0]				AFE PATH C	FG J[7:0]			0,	,	
0x0222	INPUTS J	[15:8]		INP78				INP56	1[3:0]		0x0000	R/W
		[7:0]		INP34				INP12				
0x0223	CATHODE_J	[15:8]	Reserved		PRECON_J[2:	01	VC2 PUI	LSE_J[1:0]		ALT_J[1:0]	0x0000	R/W
ONOZZS	C/1111022_3	[7:0]		L_J[1:0]		JLSE_J[1:0]		LT_J[1:0]	ОХОООО	,		
0x0224	AFE_TRIM_J	[15:8]	TIA_CEIL_				1_INT_J[1:0]	VREF_		SEL_J[1:0] E_TRIM_	0x03C0	R/W
0.022-1	7 (I L_11(11(1_5)	[13.0]	DETECT_EN_J			CITI_ITUN	1_1141_5[1.0]	PULSE_J		F_J[1:0]	OXOSCO	11,700
		[7:0]		E VAL J[1:0]	TIA	GAIN_CH2	J[2:0]		GAIN_CH	A / /	1	
0x0225	LED_	[15:8]	LED_				CURRENT2 J				0x0000	R/W
	POW12_J		DRIVESIDE2_J	SIDE2_J							-	
		[7:0]	LED_		LED_CURRENT1_J[6:0]							
			DRIVESIDE1_J	J								
0x0226	LED_POW34	[15:8]	LED_			LED_	CURRENT4_J	[6:0]			0x0000	R/W
	_J		DRIVESIDE4_J	J				/ /				
		[7:0]	LED_ DRIVESIDE3_J	1		LED_	CURRENT3_J	[6:0]				
0x0227	COUNTS J	[15:8]				NUM_INT	J[7:0]				0x0101	R/W
0,10227		[7:0]				NUM_REPEA						
0x0228 PER	PERIOD_J	[15:8]	Rese	erved	MOD T	YPE_J[1:0] /	<i></i>	erved	MIN PE	RIOD_J[9:8]	0x0000	R/W
OXOZZO	1 211100_3	[7:0]	nese	iivea	WOD_1	MIN_PERIO			141114_1 2		00000	10,00
0x0229	LED_PULSE_	[15:8]				LED_WIDTI					0x0210	R/W
UXUZZ9	J	[13.6]				LED_WIDTI	[∪./]נ_⊓				0x0210	IT/ VV
		[7:0]				LED_OFFSE	T I[7:0]				-	
0x022A	INTEG	[15:8]	SINGLE_					0x0003	R/W			
ONOZZA	SETUP_J	[13.0]	INTEG_J	CI IZ_/	WW _DISKBE	5[2.0]	C_BUF_J	C.11_7		JLL_J[2.0]	OXOGOS	.,,,,,
		[7:0]	ADC COL	JNT_J[1:0]	Reserved		INTE	G_WIDTH_J[4:0]		1	
0x022B	INTEG_OS_J	[15:8]		Reserved			INTEG	OFFSET J	12:8]		0x0214	R/W
		[7:0]			/	INTEG_OFFS	ET J[7:0]		-		1	
0x022C	MOD	[15:8]				MOD WIDT					0x0001	R/W
	PULSE_J	[7:0]				MOD_OFFS					-	
0x022D	PATTERN_J	[15:8]		LED_DISABLE_J[3:0] MOD_DISABLE_J[3:0]						1	0x0000	R/W
OXOZZD	. 7.1.12.1.11_3	[7:0]		SUBTRAC				REVERSE_IN			OXOCCO	1000
0x022E	ADC_OFF1_J	[15:8]	Rose	erved	-1_5[5.0]	(CH1_ADC_AD			1	0x0000	R/W
OXOZZE	7.00_0111_3	[7:0]	nese	iivca		H1_ADC_AD.		0.031_1[13.0	J		00000	10,00
0x022F	ADC_OFF2_J	[15:8]	ZERO_	Reserved			CH2_ADC_AD	111CT 1[13:Q	1		0x0000	R/W
UXUZZI	ADC_OTT2_J	[13.0]	ADJUST_J	neserveu		•	-112_ADC_AL	סיכו]ר"ו בסני	ı		0.0000	11/ VV
		[7:0]			C	H2 ADC AD.	JUST J[7:0]				-	
0x0230	DATA_	[15:8]		DA	RK_SHIFT_J[4		,033[,10]	D/	ARK_SIZE_	1[2:0]	0x0003	R/W
000230	FORMAT_J	[7:0]			NAL_SHIFT_J				NAL_SIZE		OXOGOS	1000
0x0232	DECIMATE_J	[15:8]		5101	Reserved	[-1.0]			ATE_FACT		0x0000	R/W
0x0232	DECIMATE_J	[7:0]		DECIMATE_F/				DECIMATE_			0,0000	11/ 44
0.,0222	DICINIT LIT I		l l	DECIMATE_F	ACTOR_J[3:0]			DECIMATE_	ונב_ונ		00026	D/M/
0x0233	DIGINT_LIT_J	[15:8]				Reserved				LIT_ OFFSET_	0x0026	R/W
	1									J[8]	_	
		[7:0]				LIT_OFFSE	T_J[7:0]					
0x0234	DIGINT_	[15:8]				DARK2_OFFS	SET_J[8:1]				0x2306	R/W
	DARK_J	[7:0]	DARK2_			DARK	(1_OFFSET_J	[6:0]				
			OFFSET_J[0]									
0x0235	THRESH_	[15:8]				Reserv	⁄ed				0x0000	R/W
	CFG_J	[7:0]	THRESH1_	THRESH1_	THRESH1	_TYPE_J[1:0]	THRESHO_	THRESHO_	THRESH	D_TYPE_J[1:0]		
	I	-	CHAN_J	DIR_J			CHAN_J	DIR_J	1		. 1	

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RW
0x0236	THRESH0_J	[15:8] [7:0]		Reserved		THRESHO_V		SH0_SHIFT_	J[4:0]		0x0000	R/W
0x0237	THRESH1_J	[15:8]		Reserved		I I I KESHU_V		SH1_SHIFT_	1[4:0]		0x0000	R/W
0.0237	ITTINESTIT_5	[7:0]		neserveu		THRESH1_V			J[4.0]		000000	11/ ۷۷
0x0240	TS_CTRL_K	[15:8]	SUBSAMPLE_	CH2_EN_K			INPUT_R_	SELECT_K[1:0		MESLOT_ SET_K[9:8]	0x0000	R/W
		[7:0]		1	Т Т	IMESLOT_O	FFSET_K[7:0]		-			
0x0241	TS_PATH_K	[15:8]		PRE_WIDT	ΓH_K[3:0]		Res	erved	TS_GPIO_	_K AFE_PAT H_CFG_K[8]	0x40DA	R/W
		[7:0]				AFE_PATH_	CFG_K[7:0]					
0x0242	INPUTS_K	[15:8]		INP78_	_K[3:0]			INP56	_K[3:0]		0x0000	R/V
		[7:0]		INP34_	_K[3:0]			INP12	_K[3:0]	3		
0x0243	CATHODE_K	[15:8]	Reserved		PRECON_K[2	_		LSE_K[1:0]		ALT_K[1:0]	0x0000	R/V
		[7:0]	VC2_SEI			JLSE_K[1:0]		LT_K[1:0]		SEL_K[1:0]		
0x0244	AFE_TRIM_K	[15:8]	TIA_CEIL_ DETECT_EN_ K	CH2_TRIM	_INT_K[1:0]	CH1_TRI	M_INT_K[1:0]	VREF_ PULSE_K		E_TRIM_ EF_K[1:0]	0x03C0	R/V
		[7:0]	VREF_PULSE	_VAL_K[1:0]	TI	A_GAIN_CH2	2_K[2:0]	TIA	GAIN_CH	1_K[2:0]	1	
0x0245	LED_ POW12_K	[15:8]	LED_ DRIVESIDE2_ K			LED.	_CURRENT2_I	([6:0]		0x0000	R/V	
		[7:0]	LED_ DRIVESIDE1_ K			LED	_CURRENT1_I	CURRENT1_K[6:0]				
0x0246 LED_ POW34_K		[15:8]	LED_ DRIVESIDE4_			LED	_CURRENT4_I	ζ[6:0]			0x0000	R/V
		[7:0]	K LED_ DRIVESIDE3_			LED	_CURRENT3_I	ζ[6:0]				
0x0247	COUNTS_K	[15:8]	K			NUM_IN					0x0101	R/V
0.0240	DEDIOD K	[7:0]	Dana	n ro al	MOD T	NUM_REPE			MINI DE	[0.0]\\	0x0000	D A
0x0248	PERIOD_K	[15:8] [7:0]	Rese	rved	MOD_I	TYPE_K[1:0] MIN_PERIO		served	MIIN_PE	ERIOD_K[9:8]	UXUUUU	R/V
0x0249	LED_PULSE_	[15:8]									0x0210	R/V
0X0249	K	[7:0]		LED_WIDTH_K[7:0] LED_OFFSET_K[7:0]							000210	IT/ V
0x024A	INTEG_ SETUP_K	[15:8]	SINGLE_ INTEG_K	CH2_A	AMP_DISABL		AFE_INT_C BUF_K	:_ CH1_ <i>E</i>	MP_DISA	BLE_K[2:0]	0x0003	R/V
	_	[7:0]	ADC_COU	NT K[1:0]	Reserved			G_WIDTH_K	[4:0]		1	
0x024B	INTEG_OS_K			Reserved				 G_ OFFSET_K			0x0214	R/V
		[7:0]	77 3 1			INTEG_OFF					1	
0x024C	MOD_ PULSE_K	[15:8] [7:0]				MOD_WID					0x0001	R/V
0x024D	PATTERN_K	[15:8] [7:0]		LED_DISAE				MOD_DISA		-	0x0000	R/V
0x024E	ADC_OFF1_K	[15:8] [7:0]	Rese	rved	C	CH1_ADC_A[CH1_ADC_A DJUST_K[7:0]	DJUST_K[13:8	3]		0x0000	R/V
0x024F	ADC_OFF2_K		ZERO_ ADJUST_K	Reserved			CH2_ADC_A	DJUST_K[13:8	3]		0x0000	R/V
	-2.	[7:0]	CH2_ADC_ADJUST_K[7:0]							-		
0x0250	DATA_ FORMAT_K	[15:8]								0x0003	R/V	
0.00==	_	[7:0]		SIGN	NAL_SHIFT_F	([4:0]			NAL_SIZE		0.0005	
0x0252	DECIMATE_K			Reserved DECIMATE_FACTOR_K[6:4]						0x0000	R/W	
0x0253	DIGINT_LIT_	[7:0] [15:8]	L	PECIMATE_F <i>A</i>	ACTOK_K[3:0	Reserved		DECIMATE_	117PE_K[3:	LIT_ OFFSET_	0x0026	R/V
										K[8]	-	
		[7:0]				LIT_OFFSI	ET_K[7:0]				1	

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RW
0x0254	DIGINT_	[15:8]		2.00		DARK2_OFFS				12.00	0x2306	R/W
	DARK_K	[7:0]	DARK2_ OFFSET_K[0]				1_OFFSET_K[6:0]				
0x0255	THRESH_	[15:8]				Reserv	ed				0x0000	R/W
	CFG_K	[7:0]	THRESH1_ CHAN_K	THRESH1_ DIR_K	THRESH1_	_TYPE_K[1:0]	THRESHO_ CHAN_K	THRESHO_ DIR_K	THRI	ESH0_TYPE_ K[1:0]		
0x0256	THRESHO_K	[15:8]		Reserved	'		THRES	H0_SHIFT_K	[4:0]		0x0000	R/W
		[7:0]			T	HRESHO_VAL	_UE_K[7:0]					
0x0257	THRESH1_K	[15:8]		Reserved			THRES	H1_SHIFT_K	[4:0]		0x0000	R/W
		[7:0]			T	HRESH1_VAL	_UE_K[7:0]				1	
0x0260	TS_CTRL_L	[15:8]	SUBSAMPLE_ L	CH2_EN_L		TYPE_L[1:0]	INPUT_R_SE	LECT_L[1:0]		MESLOT_ FSET_L[9:8]	0x0000	R/W
		[7:0]			TI	MESLOT_OFF	SET_L[7:0]					
0x0261	TS_PATH_L	[15:8]		PRE_WIDT	H_L[3:0]		Reser	ved	TS_GPIC	D_L AFE_PAT H_CFG_L[8]	0x40DA	R/W
		[7:0]				AFE_PATH_C	FG_L[7:0]			7		
0x0262	INPUTS_L	[15:8]		INP78_	L[3:0]			INP56_	L[3:0]		0x0000	R/W
		[7:0]		INP34_	L[3:0]			INP12_	L[3:0]			
0x0263	CATHODE_L	[15:8]	Reserved	F	PRECON_L[2:	0]	VC2_PUL	SE_L[1:0]	VC2	_ALT_L[1:0]	0x0000	R/W
		[7:0]	VC2_SEL_L[1:0]					_SEL_L[1:0]				
0x0264	AFE_TRIM_L	[15:8]	TIA_CEIL_ DETECT_EN_ L	CH2_TRIM	INT_L[1:0]	CH1_TRIM	_INT_L[1:0]	VREF_ PULSE_L		FE_TRIM_ REF_L[1:0]	0x03C0	R/W
		[7:0]	VREF_PULSE	_VAL_L[1:0]	TIA	_GAIN_CH2_	L[2:0]	TIA_	GAIN_CH	H1_L[2:0]		
0x0265	LED_ POW12_L	[15:8]	LED_ DRIVESIDE2_ L	DRIVESIDE2_						0x0000	R/W	
		[7:0]	LED_ DRIVESIDE1_ L		LED_CURRENT1_L[6:0]							
0x0266	LED_ POW34_L	[15:8]	LED_ DRIVESIDE4_ L		LED_CURRENT4_L[6:0]						0x0000	R/W
		[7:0]	LED_ DRIVESIDE3_ L	4		LED_0	CURRENT3_L[6:0]			=	
0x0267	COUNTS_L	[15:8]		17		NUM_INT	L[7:0]				0x0101	R/W
	_	[7:0]		, /		NUM_REPEA						
0x0268	PERIOD_L	[15:8]	Rese	rved	MOD T	YPE_L[1:0]	Rese	rved	MIN F	PERIOD_L[9:8]	0x0000	R/W
	_	[7:0]			_	MIN PERIO	D L[7:0]		_			
0x0269	LED_PULSE_L	[15:8]	61			LED_WIDTH	 H_L[7:0]				0x0210	R/W
		[7:0]				LED_OFFSE						
0x026A	INTEG_ SETUP_L	[15:8]	SINGLE_ INTEG_L	CH2_A	AMP_DISABL	E_L[2:0]	AFE_INT_C_ BUF_L	CH1_A	MP_DIS#	ABLE_L[2:0]	0x0003	R/W
		[7:0]	ADC_COU		Reserved			_WIDTH_L[
0x026B	INTEG_OS_L	[15:8]		Reserved				OFFSET_L[12:8]		0x0214	R/W
		[7:0]				INTEG_OFFS	ET_L[7:0]					
0x026C	MOD_	[15:8]				MOD_WIDT					0x0001	R/W
	PULSE_L	[7:0]				MOD_OFFSE	T_L[7:0]					
0x026D	PATTERN_L	[15:8]	LED_DISABLE_L[3:0] MOD_DISABLE_L[3:0]						0x0000	R/W		
		[7:0]	SUBTRACT_L[3:0] REVERSE_INTEG_L[3:0]									
0x026E	ADC_OFF1_L	[15:8]	Rese	rved			:H1_ADC_AD.	JUST_L[13:8]			0x0000	R/W
		[7:0]			C	H1_ADC_ADJ						
0x026F	ADC_OFF2_L	[15:8]	ZERO_ ADJUST_L	Reserved			:H2_ADC_AD.	JUST_L[13:8]			0x0000	R/W
		[7:0]	1			H2_ADC_ADJ	UST_L[7:0]					
0x0270	DATA_ FORMAT_L	[15:8] [7:0]			RK_SHIFT_L[4 IAL_SHIFT_L				RK_SIZE NAL_SIZ		0x0003	R/W

ADI Confidential

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x0272	DECIMATE_L	[15:8]			Reserved			DECIN	IATE_FACT	OR_L[6:4]	0x0000	R/W
		[7:0]	[DECIMATE_FA	CTOR_L[3:	:0]		DECIMATE_	TYPE_L[3:0]		
0x0273 DIGINT_LIT_I	[15:8]				Reserved				LIT_ OFFSET_ L[8]	0x0026	R/W	
		[7:0]				LIT_OFFSE	T_L[7:0]					
0x0274	DIGINT_ DARK_L	[15:8]			DARK2_OFFSET_L[8:1]							R/W
		[7:0]	DARK2_ OFFSET_L[0]			DAR	K1_OFFSET_L	[6:0]				
0x0275	THRESH_	[15:8]				Reserv	/ed				0x0000	R/W
	CFG_L	[7:0]	THRESH1_ CHAN_L	THRESH1_ DIR_L	THRESH	1_TYPE_L[1:0]	THRESHO_ CHAN_L	THRESHO_ DIR_L	THRESHO)_TYPE_L[1:0]		
0x0276	THRESHO_L	[15:8]		Reserved			THRE	SH0_SHIFT_I	L[4:0]	7	0x0000	R/W
		[7:0]		THRESHO_VALUE_L[7:0]						Žina na pr	,	
0x0277	THRESH1_L	[15:8]		Reserved			THRE	SH1_SHIFT_I	L[4:0]	,	0x0000	R/W
		[7:0]				THRESH1_VA	LUE_L[7:0]			/		

REGISTER DETAILS GLOBAL CONFIGURATION REGISTERS

Table 30. Global Configuration Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x000D	TS_FREQ	[15:0]	TIMESLOT_PERIOD_L	Lower 16 bits of time slot period in low frequency oscillator cycles. The time slot rate is (low frequency oscillator frequency) ÷ (TIMESLOT_PERIOD_x). The default value operates at 100 Hz when using the 1 MHz low frequency oscillator.	0x2710	R/W
0x000E	TS_FREQH	[15:7]	Reserved	Reserved.	0x0	R
		[6:0]	TIMESLOT_PERIOD_H	Upper seven bits of time slot period in low frequency oscillator cycles. The time slot rate is (low frequency oscillator frequency) ÷ (TIMESLOT_PERIOD_x). The default value operates at 100 Hz when using the 1 MHz low frequency oscillator.	0x0	R/W
0x000F	SYS_CTL	15	SW_RESET	Software reset. Write 1 to this bit to assert a software reset, which stops all AFE operations and resets the device to its default values. Software reset does not reset the SPI or I ² C port.	0x0	R/W
		[14:10]	Reserved	Reserved.	0x0	R
		[9:8]	ALT_CLOCKS	External clock select.	0x0	R/W
				00: use internal low frequency oscillator and high frequency oscillator.		
				01: use external low frequency oscillator.		
				02: use external high frequency oscillator and internal low frequency oscillator.		
				03: use external high frequency oscillator and generate low frequency oscillator from high frequency oscillator.		
		[7:6]	ALT_CLK_GPIO	Alternate clock GPIO select.	0x0	R/W
				00: use GPIO0 for alternate clock.		
				01: use GPIO1 for alternate clock.		
				10: use GPIO2 for alternate clock.		
				11: use GPIO3 for alternate clock.		
		[5:3]	Reserved	Write 0x0.	0x0	R/W
		2	LFOSC_SEL	Selects low frequency oscillator. This bit selects between the 32 kHz and 1 MHz low speed oscillator.	0x0	R/W
				0: use the 32 kHz oscillator as the low frequency clock.		
			/	1: use the 1 MHz oscillator as the low frequency clock.		
		1	OSC_1M_EN	Enable 1 MHz low frequency oscillator. This bit turns on the 1 MHz low frequency oscillator, which must be left running during all operations while using this oscillator.	0x0	R/W
		0	OSC_32K_EN	Enable 32 kHz low frequency oscillator. This bit turns on the 32 kHz low frequency oscillator, which must be left running during all operations while using this oscillator.	0x0	R/W
0x0010	OPMODE	[15:12]	Reserved	Reserved.	0x0	R
0,0010	O. MODE	[11:8]	TIMESLOT_EN	Time slot enable control.	0x0	R/W
		[]	22202	0000: Time Slot Sequence A only.		
				0001: Time Slot Sequence AB.		
				0010: Time Slot Sequence ABC.		
				0011: Time Slot Sequence ABCD.		
				0100: Time Slot Sequence ABCDE.		
				0101: Time Slot Sequence ABCDEF.		
				0110: Time Slot Sequence ABCDEFG.		
				0111: Time Slot Sequence ABCDEFGH.		
				1000: Time Slot Sequence ABCDEFGHI.		
				1001: Time Slot Sequence ABCDEFGHIJ.		
				1010: Time Slot Sequence ABCDEFGHIJK.		
				1011: Time Slot Sequence ABCDEFGHIJKL.		

Addr	Name	Bits	Bit Name	Description	Reset	Access
		[7:1]	Reserved	Reserved.	0x0	R
		0	OP_MODE	Operating mode selection.	0x0	R/W
				0: standby.		
				1: go mode. Operate selected time slots.		
0x0020	INPUT_SLEEP	[15:12]	INP_SLEEP_78	Input pair sleep state for IN7 and IN8 inputs.	0x0	R/W
				0x0: both inputs float.		
				0x1: floating short of IN7 to IN8. Only if PAIR78 is set to 1.	6	
				0x2: IN7 and IN8 connected to VC1. Also shorted together if PAIR78 is set to 1.		
				0x3: IN7 and IN8 connected to VC2. Also shorted together if PAIR78 is set to 1.		>
				0x4: IN7 connected to VC1. IN8 floating.		
				0x5: IN7 connected to VC1. IN8 connected to VC2.	,	
				0x6: IN7 connected to VC2. IN8 floating.		
				0x7: IN7 connected to VC2. IN8 connected to VC1.		
				0x8: IN7 floating. IN8 connected to VC1.		
				0x9: IN7 floating. IN8 connected to VC2.		
		[11:8]	INP_SLEEP_56	Input pair sleep state for IN5 and IN6 inputs.	0x0	R/W
				0x0: both inputs float.		
				0x1: floating short of IN5 to IN6. Only if PAIR56 is set to 1.		
				0x2: IN5 and IN6 connected to VC1. Also shorted together if PAIR56 is set to 1.		
				0x3: IN5 and IN6 connected to VC2. Also shorted together if PAIR78 is set to 1.		
				0x4: IN5 connected to VC1. IN6 floating.		
				0x5: IN5 connected to VC1. IN6 connected to VC2.		
				0x6: IN5 connected to VC2. IN6 floating.		
				0x7: IN5 connected to VC2. IN6 connected to VC1.		
				0x8: IN5 floating. IN6 connected to VC1.		
				0x9: IN5 floating. IN6 connected to VC2.		
		[7:4]	INP_SLEEP_34	Input pair sleep state for IN3 and IN4 inputs.	0x0	R/W
				0x0: both inputs float.		
				0x1: floating short of IN3 to IN4. Only if PAIR34 is set to 1.		
			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0x2: IN3 and IN4 connected to VC1. Also shorted together if PAIR34 is set to 1.		
				0x3: IN3 and IN4 connected to VC2. Also shorted together if PAIR34 is set to 1.		
			A 3/	0x4: IN3 connected to VC1. IN4 floating.		
	1		7	0x5: IN3 connected to VC1. IN4 connected to VC2.		
	400			0x6: IN3 connected to VC2. IN4 floating.		
	/ ""			0x7: IN3 connected to VC2. IN4 connected to VC1.		
	, in	1000000		0x8: IN3 floating. IN4 connected to VC1.		
				0x9: IN3 floating. IN4 connected to VC2.		
		[3:0]	INP_SLEEP_12	Input pair sleep state for IN1 and IN2 inputs.	0x0	R/W
	1			0x0: both inputs float.		
				0x1: floating short of IN1 to IN2. Only if PAIR12 is set to 1.		
				0x2: IN1 and IN2 connected to VC1. Also shorted together if		
				PAIR12 is set to 1.		
				0x3: IN1 and IN2 connected to VC2. Also shorted together if PAIR12 is set to 1.		
				0x4: IN1 connected to VC1. IN2 floating.		
				0x5: IN1 connected to VC1. IN2 connected to VC2.		
				0x6: IN1 connected to VC2. IN2 floating.		

Addr	Name	Bits	Bit Name	Description	Reset	Access
				0x7: IN1 connected to VC2. IN2 connected to VC1.		
				0x8: IN1 floating. IN2 connected to VC1.		
				0x9: IN1 floating. IN2 connected to VC2.		
0x0021	INPUT_CFG	[15:8]	Reserved	Reserved.	0x0	R
		[7:6]	VC2_SLEEP	VC2 sleep state.	0x0	R/W
				0: VC2 set to AVDD during sleep.		
				1: VC2 set to ground during sleep.		
				10: VC2 floating during sleep.		
		[5:4]	VC1_SLEEP	VC1 sleep state.	0x0	R/W
				0: VC1 set to AVDD during sleep.	1	
				1: VC1 set to ground during sleep.		
				10: VC1 floating during sleep.		
		3	PAIR78	Input pair configuration.	0x0	R/W
				0: IN7 and IN8 configured as two single-ended inputs.		
				1: IN7 and IN8 configured as a differential pair.		
		2	PAIR56	Input pair configuration.	0x0	R/W
				0: IN5 and IN6 configured as two single-ended inputs.		
				1: IN5 and IN6 configured as a differential pair.		
		1	PAIR34	Input pair configuration.	0x0	R/W
				0: IN3 and IN4 configured as two single-ended inputs.		
				1: IN3 and IN4 configured as a differential pair.		
		0	PAIR12	Input pair configuration.	0x0	R/W
				0: IN1 and IN2 configured as two single-ended inputs.		
				1: IN1 and IN2 configured as a differential pair.		

INTERRUPT STATUS AND CONTROL REGISTERS

Table 31. Interrupt Status and Control Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access ¹
0x0000	FIFO_STATUS	15	CLEAR_FIFO	Clear FIFO. Write a 1 to empty the FIFO while the FIFO is not being accessed. This resets FIFO_BYTE_COUNT and clears the INT_FIFO_OFLOW, INT_FIFO_UFLOW, and INT_FIFO_TH status bits.	0x0	R/W1C
		14	INT_FIFO_UFLOW	FIFO underflow error. This bit is set when the FIFO is read while empty. Write 1 to this bit to clear the interrupt. This bit is also cleared if the FIFO is cleared using the CLEAR_FIFO bit.	0x0	R/W1C
		13	INT_FIFO_OFLOW	FIFO overflow error. This bit is set when data was not written to the FIFO due to lack of space. Write 1 to this bit to clear the interrupt. This bit is also cleared if the FIFO is cleared with the CLEAR_FIFO bit.	0x0	R/W1C
		[12:11]	Reserved	Reserved.	0x0	R
	1	[10:0]	FIFO_BYTE_COUNT	This field indicates the number of bytes in the FIFO.	0x0	R
0x0001	INT_STATUS_DATA	15	INT_FIFO_TH	FIFO_TH interrupt status. This bit is set during a FIFO write when the number of bytes in the FIFO exceeds the FIFO_TH register value. Write 1 to this bit to clear this interrupt. This bit can also be automatically cleared when the FIFO_DATA register is read if the INT_ACLEAR_FIFO bit is set.	0x0	R/W1C
		[14:12]	Reserved	Reserved.	0x0	R
		11	INT_DATA_L	Time Slot L data register interrupt status. This bit is set every time the Time Slot L data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot L data registers are read if the INT_ACLEAR_DATA_L bit is set.	0x0	R/W1C

Addr	Name	Bits	Bit Name	Description	Reset	Access ¹
		10	INT_DATA_K	Time Slot K data register interrupt status. This bit is set every time the Time Slot K data registers get updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot K data registers are read if the INT_ACLEAR_DATA_K bit is set.	0x0	R/W1C
		9	INT_DATA_J	Time Slot J data register interrupt status. This bit is set every time the Time Slot J data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot J data registers are read if the INT_ACLEAR_DATA_J bit is set.	0x0	R/W1C
		8	INT_DATA_I	Time Slot I data register interrupt status. This bit is set every time the Time Slot I data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot I data registers are read if the INT_ACLEAR_DATA_I bit is set.	0x0	R/W1C
		7	INT_DATA_H	Time Slot H data register interrupt status. This bit is set every time the Time Slot H data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot H data registers are read if the INT_ACLEAR_DATA_H bit is set.	0x0	R/W1C
		6	INT_DATA_G	Time Slot G data register interrupt status. This bit is set every time the Time Slot G data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot G data registers are read if the INT_ACLEAR_DATA_G bit is set.	0x0	R/W1C
		5	INT_DATA_F	Time Slot F data register interrupt status. This bit is set every time the Time Slot F data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot F data registers are read if the INT_ACLEAR_DATA_F bit is set.	0x0	R/W1C
		4	INT_DATA_E	Time Slot E data register interrupt status. This bit is set every time the Time Slot E data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot E data registers are read if the INT_ACLEAR_DATA_E bit is set.	0x0	R/W1C
		3	INT_DATA_D	Time Slot D data register interrupt status. This bit is set every time the Time Slot D data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot D data registers are read if the INT_ACLEAR_DATA_D bit is set.	0x0	R/W1C
		2	INT_DATA_C	Time Slot C data register interrupt status. This bit is set every time the Time Slot C data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot C data registers are read if the INT_ACLEAR_DATA_C bit is set.	0x0	R/W1C
		1	INT_DATA_B	Time Slot B data register interrupt status. This bit is set every time the Time Slot B data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot B data registers are read if the INT_ACLEAR_DATA_B bit is set.	0x0	R/W1C
		0	INT_DATA_A	Time Slot A data register interrupt status. This bit is set every time the Time Slot A data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot A data registers are read if the INT_ACLEAR_DATA_A bit is set.	0x0	R/W1C

Addr	Name	Bits	Bit Name	Description	Reset	Access ¹
0x0002	INT_STATUS_LEV0	[15:12]	Reserved	Reserved.	0x0	R
		11	INT_LEVO_L	Time Slot L Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		10	INT_LEVO_K	Time Slot K Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		9	INT_LEVO_J	Time Slot J Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		8	INT_LEVO_I	Time Slot I Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		7	INT_LEVO_H	Time Slot H Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		6	INT_LEV0_G	Time Slot G Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		5	INT_LEVO_F	Time Slot F Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		4	INT_LEVO_E	Time Slot E Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		3	INT_LEVO_D	Time Slot D Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		2	INT_LEVO_C	Time Slot C Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		1	INT_LEVO_B	Time Slot B Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		0	INT_LEVO_A	Time Slot A Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
0x0003	INT_STATUS_LEV1	[15:12]	Reserved	Reserved.	0x0	R
		11	INT_LEV1_L	Time Slot L Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		10	INT_LEV1_K	Time Slot K Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		9	INT_LEV1_J	Time Slot J Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		8	INT_LEV1_I	Time Slot I Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
	1	7	INT_LEV1_H	Time Slot H Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		6	INT_LEV1_G	Time Slot G Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		5	INT_LEV1_F	Time Slot F Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		4	INT_LEV1_E	Time Slot E Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C

0x0004	INT_STATUS_TC1	3 2 1 0 [15:12] 11	INT_LEV1_D INT_LEV1_C INT_LEV1_B INT_LEV1_A Reserved INT_TCLN1_L	Time Slot D Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. Time Slot C Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. Time Slot B Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. Time Slot A Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. Reserved. Time Slot L Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot L.	0x0 0x0 0x0 0x0 0x0	R/W1C R/W1C R/W1C R/W1C
0x0004	INT_STATUS_TC1	1 0 [15:12] 11	INT_LEV1_B INT_LEV1_A Reserved INT_TCLN1_L	a data register update when the configured criteria is met. Time Slot B Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. Time Slot A Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. Reserved. Time Slot L Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot L.	0x0 0x0 0x0	R/W1C
0x0004	INT_STATUS_TC1	0 [15:12] 11	INT_LEV1_A Reserved INT_TCLN1_L	a data register update when the configured criteria is met. Time Slot A Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. Reserved. Time Slot L Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot L.	0x0 0x0	R/W1C
0x0004	INT_STATUS_TC1	[15:12] 11	Reserved INT_TCLN1_L	a data register update when the configured criteria is met. Reserved. Time Slot L Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot L.	0x0	R
0x0004	INT_STATUS_TC1	11	INT_TCLN1_L	Time Slot L Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot L.		
				This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot L.	0x0	R/W1C
		10	INIT TO NII V			
			INT ICLIVITY	Time Slot K Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot K.	0x0	R/W1C
		9	INT_TCLN1_J	Time Slot J Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot J.	0x0	R/W1C
		8	INT_TCLN1_I	Time Slot I Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot I.	0x0	R/W1C
		7	INT_TCLN1_H	Time Slot H Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot H.	0x0	R/W1C
		6	INT_TCLN1_G	Time Slot G Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot G.	0x0	R/W1C
		5	INT_TCLN1_F	Time Slot F Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot F.	0x0	R/W1C
		4	INT_TCLN1_E	Time Slot E Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot E.	0x0	R/W1C
	0	3	INT_TCLN1_D	Time Slot D Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot D.	0x0	R/W1C
)	2	INT_TCLN1_C	Time Slot C Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot C.	0x0	R/W1C
		1	INT_TCLN1_B	Time Slot B Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot B.	0x0	R/W1C
		0	INT_TCLN1_A	Time Slot A Channel 1 ceiling detection interrupt status. This bit is set during a data register update when the Channel 1 exceeds the threshold level during Time Slot A.	0x0	R/W1C
0x0005	INT_STATUS_TC2	[15:12]	Reserved	Reserved.	0x0	R

Addr	Name	Bits	Bit Name	Description	Reset	Access ¹
		11	INT_TCLN2_L	Time Slot L Channel 2 ceiling detection interrupt status. This bit is set during a data register update when the Channel 2 exceeds the threshold level during Time Slot L.	0x0	R/W1C
		10	INT_TCLN2_K	Time Slot K Channel 2 ceiling detection interrupt status. This bit is set during a data register update when the Channel 2 exceeds the threshold level during Time Slot K.	0x0	R/W1C
		9	INT_TCLN2_J	Time Slot J Channel 2 ceiling detection interrupt status. This bit is set during a data register update when the Channel 2 exceeds the threshold level during Time Slot J.	0x0	R/W1C
		8	INT_TCLN2_I	Time Slot I Channel 2 ceiling detection interrupt status. This bit is set during a data register update when the Channel 2 exceeds the threshold level during Time Slot I.	0x0	R/W1C
		7	INT_TCLN2_H	Time Slot H Channel 2 ceiling detection interrupt status. This bit is set during a data register update when the Channel 2 exceeds the threshold level during Time Slot H.	0x0	R/W1C
		6	INT_TCLN2_G	Time Slot G Channel 2 ceiling detection interrupt status. This bit is set during a data register update when the Channel 2 exceeds the threshold level during Time Slot G.	0x0	R/W1C
		5	INT_TCLN2_F	Time Slot F Channel 2 ceiling detection interrupt status. This bit is set during a data register update when the Channel 2 exceeds the threshold level during Time Slot F.	0x0	R/W1C
		4	INT_TCLN2_E	Time Slot E Channel 2 ceiling detection interrupt status. This bit is set during a data register update when the Channel 2 exceeds the threshold level during Time Slot E.	0x0	R/W1C
		3	INT_TCLN2_D	Time Slot D Channel 2 ceiling detection interrupt status. This bit is set during a data register update when the Channel 2 exceeds the threshold level during Time Slot D.	0x0	R/W1C
		2	INT_TCLN2_C	Time Slot C Channel 2 ceiling detection interrupt status. This bit is set during a data register update when the Channel 2 exceeds the threshold level during Time Slot C.	0x0	R/W1C
		1	INT_TCLN2_B	Time Slot B Channel 2 ceiling detection interrupt status. This bit is set during a data register update when the Channel 2 exceeds the threshold level during Time Slot B.	0x0	R/W1C
	N	0	INT_TCLN2_A	Time Slot A Channel 2 ceiling detection interrupt status. This bit is set during a data register update when the Channel 2 exceeds the threshold level during Time Slot A.	0x0	R/W1C
0x0007	INT_ACLEAR	15	INT_ACLEAR_FIFO	FIFO threshold interrupt autoclear enable. Set this bit to enable automatic clearing of the FIFO_TH interrupt each time the FIFO is read.	0x1	R/W
	1	[14:12]	Reserved	Reserved.	0x0	R
/		11	INT_ACLEAR_DATA_L	Time Slot L interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_L interrupt each time the Time Slot L data registers are read.	0x1	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access ¹
		10	INT_ACLEAR_DATA_K	Time Slot K interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_K interrupt each time the Time Slot K data registers are read.	0x1	R/W
		9	INT_ACLEAR_DATA_J	Time Slot J interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_J interrupt each time the Time Slot J data registers are read.	0x1	R/W
		8	INT_ACLEAR_DATA_I	Time Slot I interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_I interrupt each time the Time Slot I data registers are read.	0x1	R/W
		7	INT_ACLEAR_DATA_H	Time Slot H interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_H interrupt each time the Time Slot H data registers are read.	0x1	R/W
		6	INT_ACLEAR_DATA_G	Time Slot G interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_G interrupt each time the Time Slot G data registers are read.	0x1	R/W
		5	INT_ACLEAR_DATA_F	Time Slot F interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_F interrupt each time the Time Slot F data registers are read.	0x1	R/W
		4	INT_ACLEAR_DATA_E	Time Slot E interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_E interrupt each time the Time Slot E data register is read.	0x1	R/W
		3	INT_ACLEAR_DATA_D	Time Slot D interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_D interrupt each time the Time Slot D data registers are read.	0x1	R/W
		2	INT_ACLEAR_DATA_C	Time Slot C interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_C interrupt each time the Time Slot C data registers are read.	0x1	R/W
		1	INT_ACLEAR_DATA_B	Time Slot B interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_B interrupt each time the Time Slot B data registers are read.	0x1	R/W
		0	INT_ACLEAR_DATA_A	Time Slot A interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_A interrupt each time the Time Slot A data registers are read.	0x1	R/W
0x0014	INT_ENABLE_XD	15	INTX_EN_FIFO_TH	INT_FIFO_TH interrupt enable. Write a 1 to this bit to enable drive of the FIFO threshold status on Interrupt X.	0x0	R/W
		14	INTX_EN_FIFO_UFLOW	INT_FIFO_UFLOW interrupt enable for Interrupt X. Write a 1 to this bit to enable drive of the FIFO underflow status on Interrupt X.	0x0	R/W
		13	INTX_EN_FIFO_OFLOW	INT_FIFO_OFLOW interrupt enable for Interrupt X. Write a 1 to this bit to enable drive of the FIFO overflow status on Interrupt X.	0x0	R/W
		12	Reserved	Reserved.	0x0	R
	/**	11	INTX_EN_DATA_L	INT_DATA_L interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_L status on Interrupt X.	0x0	R/W
	Amm	10	INTX_EN_DATA_K	INT_DATA_K interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_K status on Interrupt X.	0x0	R/W
		9	INTX_EN_DATA_J	INT_DATA_J interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_J status on Interrupt X.	0x0	R/W
		8	INTX_EN_DATA_I	INT_DATA_I interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_DATA_H	INT_DATA_H interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_H status on Interrupt X.	0x0	R/W
		6	INTX_EN_DATA_G	INT_DATA_G interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_DATA_F	INT_DATA_F interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_F status on Interrupt X.	0x0	R/W
		4	INTX_EN_DATA_E	INT_DATA_E interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_E status on Interrupt X.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access ¹
		3	INTX_EN_DATA_D	INT_DATA_D interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_DATA_C	INT_DATA_C interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_C status on Interrupt X.	0x0	R/W
		1	INTX_EN_DATA_B	INT_DATA_B interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_DATA_A	INT_DATA_A interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_A status on Interrupt X.	0x0	R/W
0x0015	INT_ENABLE_YD	15	INTY_EN_FIFO_TH	INT_FIFO_TH Interrupt Enable. Write a 1 to this bit to enable drive of the FIFO threshold status on Interrupt Y.	0x0	R/W
		14	INTY_EN_FIFO_UFLOW	INT_FIFO_UFLOW Interrupt enable for Interrupt Y. Write a 1 to this bit to enable drive of the FIFO underflow status on Interrupt Y.	0x0	R/W
		13	INTY_EN_FIFO_OFLOW	INT_FIFO_OFLOW Interrupt enable for Interrupt Y. Write a 1 to this bit to enable drive of the FIFO overflow status on Interrupt Y.	0x0	R/W
		12	Reserved	Reserved.	0x0	R
		11	INTY_EN_DATA_L	INT_DATA_L interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_L status on Interrupt Y.	0x0	R/W
		10	INTY_EN_DATA_K	INT_DATA_K interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_DATA_J	INT_DATA_J interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_J status on Interrupt Y.	0x0	R/W
		8	INTY_EN_DATA_I	INT_DATA_I interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_DATA_H	INT_DATA_H interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_DATA_G	INT_DATA_G interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_G status on Interrupt Y.	0x0	R/W
		5	INTY_EN_DATA_F	INT_DATA_F interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_DATA_E	INT_DATA_E interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_E status on Interrupt Y.	0x0	R/W
		3	INTY_EN_DATA_D	INT_DATA_D interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_D status on Interrupt Y.	0x0	R/W
		2	INTY_EN_DATA_C	INT_DATA_C interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_DATA_B	INT_DATA_B interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_DATA_A	INT_DATA_A interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_A status on Interrupt Y.	0x0	R/W
0x0016	INT_ENABLE_XL0	[15:12]	Reserved	Reserved.	0x0	R
	1/	11	INTX_EN_LEV0_L	INT_LEVO_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_L status on Interrupt X.	0x0	R/W
	4	10	INTX_EN_LEV0_K	INT_LEVO_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_K status on Interrupt X.	0x0	R/W
	1	9	INTX_EN_LEVO_J	INT_LEV0_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_J status on Interrupt X.	0x0	R/W
		8	INTX_EN_LEVO_I	INT_LEV0_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_LEVO_H	INT_LEVO_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_H status on Interrupt X.	0x0	R/W
		6	INTX_EN_LEV0_G	INT_LEV0_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_LEV0_F	INT_LEV0_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_F status on Interrupt X.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access
		4	INTX_EN_LEV0_E	INT_LEV0_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_E status on Interrupt X.	0x0	R/W
		3	INTX_EN_LEV0_D	INT_LEV0_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_LEVO_C	INT_LEV0_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_C status on Interrupt X.	0x0	R/W
		1	INTX_EN_LEVO_B	INT_LEV0_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_LEVO_A	INT_LEVO_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_A status on Interrupt X.	0x0	R/W
0x0017	INT_ENABLE_XL1	[15:12]	Reserved	Reserved.	0x0	R
		11	INTX_EN_LEV1_L	INT_LEV1_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_L status on Interrupt X.	0x0	R/W
		10	INTX_EN_LEV1_K	INT_LEV1_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_K status on Interrupt X.	0x0	R/W
		9	INTX_EN_LEV1_J	INT_LEV1_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_J status on Interrupt X.	0x0	R/W
		8	INTX_EN_LEV1_I	INT_LEV1_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_LEV1_H	INT_LEV1_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_H status on Interrupt X.	0x0	R/W
		6	INTX_EN_LEV1_G	INT_LEV1_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_LEV1_F	INT_LEV1_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_F status on Interrupt X.	0x0	R/W
		4	INTX_EN_LEV1_E	INT_LEV1_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_E status on Interrupt X.	0x0	R/W
		3	INTX_EN_LEV1_D	INT_LEV1_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_LEV1_C	INT_LEV1_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_C status on Interrupt X.	0x0	R/W
		1	INTX_EN_LEV1_B	INT_LEV1_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_LEV1_A	INT_LEV1_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_A status on Interrupt X.	0x0	R/W
0x0018	INT_ENABLE_XT1	[15:12]	Reserved	Reserved.	0x0	R
		11	INTX_EN_TCLN1_L	INT_TCLN1_L interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_L status on Interrupt X.	0x0	R/W
		10	INTX_EN_TCLN1_K	INT_TCLN1_K interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_K status on Interrupt X.	0x0	R/W
		9	INTX_EN_TCLN1_J	INT_TCLN1_J interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_J status on Interrupt X.	0x0	R/W
	<i></i>	8	INTX_EN_TCLN1_I	INT_TCLN1_I interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_TCLN1_H	INT_TCLN1_H interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_H status on Interrupt X.	0x0	R/W
1	<i>]</i>	6	INTX_EN_TCLN1_G	INT_TCLN1_G interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_TCLN1_F	INT_TCLN1_F interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_F status on Interrupt X.	0x0	R/W
		4	INTX_EN_TCLN1_E	INT_TCLN1_E interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_E status on Interrupt X.	0x0	R/W
		3	INTX_EN_TCLN1_D	INT_TCLN1_D interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_TCLN1_C	INT_TCLN1_C interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_C status on Interrupt X.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	
		1	INTX_EN_TCLN1_B	INT_TCLN1_B interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_TCLN1_A	INT_TCLN1_A interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_A status on Interrupt X.	0x0	R/W
0x0019	INT_ENABLE_XT2	[15:12]	Reserved	Reserved.	0x0	R
		11	INTX_EN_TCLN2_L	INT_TCLN2_L interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_L status on Interrupt X.	0x0	R/W
		10	INTX_EN_TCLN2_K	INT_TCLN2_K interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_K status on Interrupt X.	0x0	R/W
		9	INTX_EN_TCLN2_J	INT_TCLN2_J interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_J status on Interrupt X.	0x0	R/W
		8	INTX_EN_TCLN2_I	INT_TCLN2_I interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_TCLN2_H	INT_TCLN2_H interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_H status on Interrupt X.	0x0	R/W
		6	INTX_EN_TCLN2_G	INT_TCLN2_G interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_TCLN2_F	INT_TCLN2_F interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_F status on Interrupt X.	0x0	R/W
		4	INTX_EN_TCLN2_E	INT_TCLN2_E interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_E status on Interrupt X.	0x0	R/W
		3	INTX_EN_TCLN2_D	INT_TCLN2_D interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_TCLN2_C	INT_TCLN2_C interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_C status on Interrupt X.	0x0	R/W
		1	INTX_EN_TCLN2_B	INT_TCLN2_B interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_ TCLN2_A	INT_TCLN2_A interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_A status on Interrupt X.	0x0	R/W
0x001A	INT_ENABLE_YL0	[15:12]	Reserved	Reserved.	0x0	R
		11	INTY_EN_LEVO_L	INT_LEVO_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_L status on Interrupt Y.	0x0	R/W
		10	INTY_EN_LEVO_K	INT_LEVO_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_LEVO_J	INT_LEVO_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_J status on Interrupt Y.	0x0	R/W
		8	INTY_EN_LEV0_I	INT_LEV0_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_LEVO_H	INT_LEVO_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_LEV0_G	INT_LEVO_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_G status on Interrupt Y.	0x0	R/W
	1	5	INTY_EN_LEV0_F	INT_LEV0_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_LEV0_E	INT_LEV0_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_E status on Interrupt Y.	0x0	R/W
	1	3	INTY_EN_LEV0_D	INT_LEV0_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_D status on Interrupt Y.	0x0	R/W
		2	INTY_EN_LEV0_C	INT_LEVO_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_LEV0_B	INT_LEV0_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_LEVO_A	INT_LEVO_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_A status on Interrupt Y.	0x0	R/W
0x001B	INT_ENABLE_YL1	[15:12]	Reserved	Reserved.	0x0	R
		11	INTY_EN_LEV1_L	INT_LEV1_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_L status on Interrupt Y.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access ¹
		10	INTY_EN_LEV1_K	INT_LEV1_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_LEV1_J	INT_LEV1_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_J status on Interrupt Y.	0x0	R/W
		8	INTY_EN_LEV1_I	INT_LEV1_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_LEV1_H	INT_LEV1_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_LEV1_G	INT_LEV1_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_G status on Interrupt Y.	0x0	R/W
		5	INTY_EN_LEV1_F	INT_LEV1_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_LEV1_E	INT_LEV1_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_E status on Interrupt Y.	0x0	R/W
		3	INTY_EN_LEV1_D	INT_LEV1_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_D status on Interrupt Y.	0x0	R/W
		2	INTY_EN_LEV1_C	INT_LEV1_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_LEV1_B	INT_LEV1_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_LEV1_A	INT_LEV1_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_A status on Interrupt Y.	0x0	R/W
0x001C	INT_ENABLE_YT1	[15:12]	Reserved	Reserved.	0x0	R
		11	INTY_EN_TCLN1_L	INT_TCLN1_L interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_L status on Interrupt Y.	0x0	R/W
		10	INTY_EN_ TCLN1_K	INT_TCLN1_K interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_ TCLN1_J	INT_TCLN1_J interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_J status on Interrupt Y.	0x0	R/W
		8	INTY_EN_ TCLN1_I	INT_TCLN1_I interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_TCLN1_H	INT_TCLN1_H interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_TCLN1_G	INT_TCLN1_G interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_G status on Interrupt Y.	0x0	R/W
		5	INTY_EN_ TCLN1_F	INT_TCLN1_F interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_ TCLN1_E	INT_TCLN1_E interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_E status on Interrupt Y.	0x0	R/W
		3	INTY_EN_ TCLN1_D	INT_TCLN1_D interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_D status on Interrupt Y.	0x0	R/W
		2	INTY_EN_ TCLN1_C	INT_TCLN1_C interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_ TCLN1_B	INT_TCLN1_B interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_TCLN1_A	INT_TCLN1_A interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_A status on Interrupt Y.	0x0	R/W
0x001D	INT_ENABLE_YT2	[15:12]	Reserved	Reserved.	0x0	R
		11	INTY_EN_TCLN2_L	INT_TCLN2_L interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_L status on Interrupt Y.	0x0	R/W
		10	INTY_EN_TCLN2_K	INT_TCLN2_K interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_ TCLN2_J	INT_TCLN2_J interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_J status on Interrupt Y.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access ¹
		8	INTY_EN_ TCLN2_I	INT_TCLN2_I interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_ TCLN2_H	INT_TCLN2_H interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_ TCLN2_G	INT_TCLN2_G interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_G status on Interrupt Y.	0x0	R/W
		5	INTY_EN_TCLN2_F	INT_TCLN2_F interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_TCLN2_E	INT_TCLN2_E interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_E status on Interrupt Y.	0x0	R/W
		3	INTY_EN_TCLN2_D	INT_TCLN2_D interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_D status on Interrupt Y.	0x0	R/W
		2	INTY_EN_ TCLN2_C	INT_TCLN2_C interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_ TCLN2_B	INT_TCLN2_B interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_ TCLN2_A	INT_TCLN2_A interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_A status on Interrupt.	0x0	R/W
0x001E	FIFO_STATUS_BYTES	[15:8]	Reserved	Reserved.	0x0	R
		8	ENA_STAT_TCX	Enable Channel 1 and Channel 2 TIA Ceiling Detection interrupt status byte for Time Slot I through Time Slot L. This byte contains the interrupt status for the Channel 1 and Channel 2 interrupts for Time Slot I through Time Slot L.	0x0	R
		7	ENA_STAT_TC2	Enable Channel 2 TIA Ceiling Detection interrupt status byte for Time Slot A through Time Slot H. This byte contains the interrupt status for the Channel 2 and Channel 2 interrupts for Time Slot A through Time Slot H.	0x0	R
		6	ENA_STAT_TC1	Enable Channel 1 TIA Ceiling Detection interrupt status byte for Time Slot A through Time Slot H. This byte contains the interrupt status for the Channel 1 and Channel 2 interrupts for Time Slot A through Time Slot H.	0x0	R
		5	ENA_STAT_LX	Enable Level 0 and Level 1 interrupt status byte for Time Slot I through Time Slot L. This byte contains the interrupt status for the Level 0 and Level 1 interrupts for Time Slot I through Time Slot L.	0x0	R/W
		4	ENA_STAT_L1	Enable Level 1 interrupt status byte for Time Slot A through Time Slot H. This byte contains the interrupt status for the Level 1 interrupts for Time Slot A through Time Slot H.	0x0	R/W
		3	ENA_STAT_L0	Enable Level 0 interrupt status byte for Time Slot A through Time Slot H. This byte contains the interrupt status for Level Interrupt 0 for Time Slot A through Time Slot H.	0x0	R/W
		2	ENA_STAT_D2	Enable data interrupt status byte for Time Slot I through Time Slot L. This byte contains the data interrupt status for Time Slot I through Time Slot L.	0x0	R/W
	1	1	ENA_STAT_D1	Enable data interrupt status byte for Time Slot A through Time Slot H. This byte is the data interrupt status for Time Slot A through Time Slot H.	0x0	R/W
		0	ENA_STAT_SUM	Enable status summary byte. When enabled write a status byte containing the summary pattern to the FIFO following the last enabled time slot data.	0x0	R/W

¹ R/W1C means write 1 to clear.

ADPD4100/ADPD4101 ADI Confidential

THRESHOLD SETUP AND CONTROL REGISTERS

Table 32. Threshold Setup and Control Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0006	FIFO_TH	[15:10]	Reserved	Reserved.	0x00	R
		[9:0]	FIFO_TH	FIFO interrupt generation threshold. Generate FIFO interrupt during a FIFO write when the number of bytes in the FIFO exceeds this value. The FIFO is 512 bytes. Therefore, the maximum value for FIFO_TH is 0x1FF.	0x000	R/W
0x0115	THRESH_CFG_A	[15:8]	Reserved	Reserved.	0x0	R
0x0135	THRESH_CFG_B	7	THRESH1_CHAN_x	Select channel for Level 1 interrupt.	0x0	R/W
0x0155	THRESH_CFG_C			0: use Channel 1.		
0x0175	THRESH_CFG_D			1: use Channel 2.		
0x0195	THRESH_CFG_E	6	THRESH1_DIR_x	Direction of comparison for Level 1 interrupt.	0x0	R/W
0x01B5	THRESH_CFG_F			0: set when below Level 1 interrupt threshold.		
0x01D5	THRESH_CFG_G			1: set when above Level 1 interrupt threshold.		
0x01F5	THRESH_CFG_H	[5:4]	THRESH1_TYPE_x	Type of comparison for Level 1 interrupt.	0x0	R/W
0x0215	THRESH_CFG_I			0: off (no comparison).		
0x0235	THRESH_CFG_J			1: compare to signal.		
0x0255	THRESH_CFG_K			10: compare to dark.		
0x0275	THRESH_CFG_L			11: reserved.		
		3	THRESH0_CHAN_x	Select channel for Level 0 interrupt.	0x0	R/W
				0: use Channel 1.		
				1: use Channel 2.		
		2	THRESH0_DIR_x	Direction of comparison for Level 0 interrupt.	0x0	R/W
				0: set when below Level 0 interrupt threshold.		
				1: set when above Level 0 interrupt threshold.		
		[1:0]	THRESH0_TYPE_x	Type of comparison for Level 0 interrupt.	0x0	R/W
				0: off (no comparison).		
				1: compare to signal.		
				10: compare to dark.		
				11: reserved.		
0x0116	THRESHO_A	[15:13]	Reserved	Reserved.	0x0	R
0x0136	THRESH0_B	[12:8]	THRESHO_SHIFT_x	Shift for Level 0 interrupt comparison threshold. Shift	0x0	R/W
0x0156	THRESH0_C			THRESH0_VALUE_x by this amount before comparing.		
0x0176	THRESH0_D	[7:0]	THRESH0_VALUE_x	Value for Level 0 interrupt comparison threshold.	0x0	R/W
0x0196	THRESHO_E		4			
0x01B6	THRESH0_F					
0x01D6	THRESH0_G					
0x01F6	THRESHO_H					
0x0216	THRESHO_I		*			
0x0236	THRESH0_J					
0x0256	THRESHO_K					
0x0276	THRESHO_L					
0x0117	THRESH1_A	[15:13]	Reserved	Reserved.	0x0	R
0x0137	THRESH1_B	[12:8]	THRESH1_SHIFT_x	Shift for Level 1 interrupt comparison threshold. Shift	0x0	R/W
0x0157	THRESH1_C			THRESH1_VALUE_x by this amount before comparing.		
0x0177	THRESH1_D	[7:0]	THRESH1_VALUE_x	Value for Level 1 interrupt comparison threshold.	0x0	R/W
0x0197	THRESH1_E			, ·		
0x01B7	THRESH1_F					
0x01D7	THRESH1_G					
0x01F7	THRESH1_H					
0x0217	THRESH1_I					
0x0237	THRESH1_J					
0x0257	THRESH1_K					
0x0277	THRESH1_L				3	
-	_	1	<u>I</u>	1	1	<u> </u>

ADI Confidential ADPD4100/ADPD4101

CLOCK AND TIMESTAMP SETUP AND CONTROL REGISTERS

Table 33. Clock and Timestamp Setup and Control Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0009	OSC32M	[15:8]	Reserved	Reserved.	0x0	R
		[7:0]	OSC_32M_FREQ_ADJ	High frequency oscillator frequency control. 0x00 is the lowest frequency, and 0xFF is maximum frequency.	0x90	R/W
0x000A OSC32M_CAL	15	OSC_32M_CAL_START	Start high frequency oscillator calibration cycle. Writing a 1 to this bit causes the high frequency oscillator calibration cycle to occur. 32 MHz oscillator cycles are counted during 128 low frequency oscillator cycles if using the 1 MHz low frequency oscillator, or 32 low frequency oscillator cycles if using the 32 kHz low frequency oscillator. The OSC_32M_CAL_COUNT bit field is updated with the count. The calibration circuit clears the OSC_32M_CAL_START bit when the calibration cycle is completed.	0x0	R/W	
		[14:0]	OSC_32M_CAL_COUNT	High frequency oscillator calibration count. This bit field contains the total number of 32 MHz cycles that occurred during the last high frequency oscillator calibration cycle.	0x0	R
0x000B	OSC1M	[15:11]	Reserved	Reserved.	0x0	R
		10	CLK_CAL_ENA	Enables clock for oscillator calibration. When set to 0 (default), this clock is enabled. For power savings, this bit should be set to 1 when clock calibration is complete.	0x0	R/W
		[9:0]	OSC_1M_FREQ_ADJ	Low frequency oscillator frequency control. 0x000 is the lowest frequency, and 0x3FF is maximum frequency.	0x2B2	R/W
0x000C	OSC32K	15	CAPTURE_TIMESTAMP	Enable time stamp capture. This bit field is used to activate the time stamp capture function. When set, the next rising edge on the time stamp input (defaults to GPIO0) causes a time stamp capture. This bit field is cleared when the time stamp occurs.	0x0	R/W
		[14:6]	Reserved	Reserved.	0x0	R
		[5:0]	OSC_32K_ADJUST	32 kHz oscillator trim. 00 0000: maximum frequency. 01 0010: default frequency. 11 1111: minimum frequency.	0x12	R/W
0x0011	STAMP_L	[15:0]	TIMESTAMP_COUNT_L	Count at last time stamp. Lower 16 bits.	0x0	R
0x0012	STAMP_H	[15:0]	TIMESTAMP_COUNT_H	Count at last time stamp. Upper 16 bits.	0x0	R
0x0013	STAMPDELTA	[15:0]	TIMESTAMP_SLOT_DELTA	Count remaining until next time slot start.	0x0	R

ADPD4100/ADPD4101 ADI Confidential

SYSTEM REGISTERS

Table 34. System Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0008	CHIP_ID	[15:8]	Version	Mask version.	0x0	R
		[7:0]	CHIP_ID	Chip ID.	0xC0	R
0x002E	DATA_HOLD_FLAG	[15:12]	Reserved	Reserved.	0x0	R
		11	HOLD_REGS_L	Prevent update of Time Slot L data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		10	HOLD_REGS_K	Prevent update of time Slot K data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		9	HOLD_REGS_J	Prevent update of Time Slot J data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		8	HOLD_REGS_I	Prevent update of Time Slot I data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		7	HOLD_REGS_H	Prevent Update of Time Slot H data registers.	0x0	R/W
				0: allow data register update.		1 4 1 1
				1: hold current contents of data register.		
		6	HOLD_REGS_G	Prevent update of Time Slot G data registers.	0x0	R/W
				0: allow data register update.	0710	
				1: hold current contents of data register.		
		5	HOLD_REGS_F	Prevent update of Time Slot F data registers.	0x0	R/W
			TIOLD_ILEGS_I	0: allow data register update.	OXO	1000
				1: hold current contents of data register.		
		4	HOLD_REGS_E	Prevent update of Time Slot E data registers.	0x0	R/W
		7	HOLD_NEGS_E	0: allow data register update.	UXU	11/ 44
				1: hold current contents of data register.		
		3	HOLD BECK D	Prevent update of Time Slot D data registers.	0x0	R/W
		3	HOLD_REGS_D	0: allow data register update.	UXU	L/ VV
				1: hold current contents of data register.		
		2	HOLD_REGS_C	Prevent update of Time Slot C data registers.	0.40	D/M
		2	HOLD_REGS_C		0x0	R/W
				0: allow data register update.		
		1	HOLD DECC D	1: hold current contents of data register.	00	D/M/
		1	HOLD_REGS_B	Prevent update of Time Slot B data registers.	0x0	R/W
				0: allow data register update.		
		0	HOLD DECC A	1: hold current contents of data register.	0.0	D // A/
	1	0	HOLD_REGS_A	Prevent update of Time Slot A data registers.	0x0	R/W
				0: allow data register update.		
	12.5 1/21/		12.5 1/21/ 11.25/1	1: hold current contents of data register.		
0x00B6	I2C_KEY	[15:12]	I2C_KEY_MATCH	Write the I2C_KEY_MATCH bit field to specify which GPIO pins must be high to change the slave address. A 0 ignores that	0x0	R/W
	7			specific GPIO input. A 1 selects which GPIO must be high to		
				change the address. Any combination is allowed. Use Bit 12 for		
				GPIO0, Bit 13 for GPIO1, Bit 14 for GPIO2, and Bit 15 for GPIO3.		
		[11:0]	I2C_KEY	I ² C address change key. Must write these bits to 0x4AD to	0x0	R0/W
				change address. Write this bit field at the same time that the		
				I2C_KEY_MATCH bit field is written.		

ADI Confidential

ADPD4100/ADPD4101

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x00B7	I2C_ADDR	[15:8]	I2C_SLAVE_KEY2	I ² C key Part 2. Must be written to 0xAD immediately following the write of the I2C_KEY bit field. The GPIO bits as selected in the I2C_KEY_MATCH bit field must also be set high at this time.	0x0	R/W
		[7:1]		I ² C slave address update field. Write the desired 7-bit slave address along with proper keys to change the I ² C slave address.	0x24	R/W
		0	Reserved	Reserved.	0x0	R

I/O SETUP AND CONTROL REGISTERS

Table 35. I/O Setup and Control Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0022	GPIO_CFG	[15:14]	GPIO_SLEW	Slew control for GPIO pins.	0x0	R/W
				0: slowest.		
				1: slow.		
				10: fastest.		
				11: fast.		
		[13:12]	GPIO_DRV	Drive control for GPIO pins.	0x0	R/W
				0: medium.		
				1: weak.		
				10: strong.		
				11: strong.		
		[11:9]	GPIO_PIN_CFG3	GPIO3 pin configuration.	0x0	R/W
				000: disabled (tristate, input buffer off).		
				001: enabled input.		
				010: output—normal.		
				011: output—inverted.		
				100: pull-down only—normal.		
				101: pull-down only—inverted.		
				110: pull-up only—normal.		
				111: pull-up only—inverted.		
		[8:6]	GPIO_PIN_CFG2	GPIO2 pin configuration.	0x0	R/W
			/	000: disabled (tristate, input buffer off).		
				001: enabled input.		
				010: output—normal.		
				011: output—inverted.		
				100: pulldown only—normal.		
			21	101: pull-down only—inverted.		
			///	110: pull-up only—normal.		
				111: pull-up only—inverted.		
		[5:3]	GPIO_PIN_CFG1	GPIO1 pin configuration.	0x0	R/W
		1		000: disabled (tristate, input buffer off).		
				001: enabled input.		
				010: output—normal.		
				011: output—inverted.		
				100: pull-down only—normal.		
				101: pull-down only—inverted.		
	7			110: pull-up only—normal.		
				111: pull-up only—inverted.		
		[2:0]	GPIO_PIN_CFG0	GPIO0 pin configuration.	0x0	R/W
				000: disabled (tristate, input buffer off).		
				001: enabled input.		
				010: output—normal.		
				011: output—inverted.		
				100: pull-down only—normal.		

Rev. Pr0.6 | Page 85 of 99

Addr	Name	Bits	Bit Name	Description	Reset	Access
				101: pull-down only—inverted.		
				110: pull-up only—normal.		
				111: pull-up only—inverted.		
0x0023	GPIO01	15	Reserved	Reserved.	0x0	R
		[14:8]	GPIOOUT1	GPIO1 output signal select.	0x0	R/W
				0x00: Output Logic 0.		
				0x01: Output Logic 1.		
				0x02: Interrupt X.		
				0x03: Interrupt Y.		
				0x08: LED1A/B amplifier enable		
				0x09: LED2A/B amplifier enable		
				0x0A: LED3A/B amplifier enable		
				0x0B: LED4A/B amplifier enable		
				0x0C: Any LED amplifier enable		
				0x0F: 32MHz oscillator output divided by 64 (500kHz).		
				0x10: Timeslot specific output pattern defined by TS_GPIO_x and		
				TS_GPIO_SLEEP bits.		
				0x11: in sleep state.		
				0x16: low frequency oscillator output.		
				0x17: 32 MHz oscillator output.		
				0x18: 32 MHz oscillator output divided by 32 (1 MHz).		
				0x20: Timeslot A active		
				0x21: Timeslot B active		
				0x22: Timeslot C active		
				0x23: Timeslot D active		
				0x24: Timeslot E active		
				0x25: Timeslot F active		
				0x26: Timeslot G active		
				0x27: Timeslot H active		
				0x28: Timeslot I active		
				0x29: Timeslot J active 0x2A: Timeslot K active		
				0x2B: TimeIsot L active		
				0x30: Time Slot A LED pulse.		
			. 7	0x31: Time Slot B LED pulse.		
			3			
			A	0x32: Time Slot C LED pulse.		
				0x33: Time Slot D LED pulse.		
			/m 3	0x34: Time Slot E LED pulse.		
				0x35: Time Slot F LED pulse.		
				0x36: Time Slot G LED pulse.		
				0x37: Time Slot H LED pulse.		
				0x38: Time Slot I LED pulse.		
				0x39: Time Slot J LED pulse.		
				0x3A: Time Slot K LED pulse.		
	7	1		0x3B: Time Slot L LED pulse.		
				0x3F: any timeslot LED pulse.		
				0x40: Time Slot A modulation pulse.		
	7			0x41: Time Slot B modulation pulse.		
				0x42: Time Slot C modulation pulse.		
				0x43: Time Slot D modulation pulse.		
				0x44: Time Slot E modulation pulse.		
				0x45: Time Slot F modulation pulse.		
						1
				0x46: Time Slot G modulation pulse.		

Addr	Name	Bits	Bit Name	Description	Reset	Acces
				0x48: Time Slot I modulation pulse.		
				0x49: Time Slot J modulation pulse.		
				0x4A: Time Slot K modulation pulse.		
				0x4B: Time Slot L modulation pulse.		
				0x4F: any time slot modulation pulse.		
				0x50: output data cycle occurred in Time Slot A, which is useful when synchronizing an external device to a decimated data rate from the ADPD4100/ADPD4101.		
				0x51: output data cycle occurred in Time Slot B.	/	
				0x52: output data cycle occurred in Time Slot C.	1	
				0x53: output data cycle occurred in Time Slot D.		
				0x54: output data cycle occurred in Time Slot E.		
				0x55: output data cycle occurred in Time Slot F.		
				0x56: output data cycle occurred in Time Slot G.		
				0x57: output data cycle occurred in Time Slot H.		
				0x58: output data cycle occurred in Time Slot I.		
				0x59: output data cycle occurred in Time Slot J.		
				0x5A: output data cycle occurred in Time Slot K.		
				0x5B: output data cycle occurred in Time Slot L.		
				0x5F: output data cycle occurred in any time slot.		
		7	Reserved	Reserved.	0x0	R
		[6:0]	GPIOOUT0	GPIO0 output signal select. Options are identical to those described in GPIOOUT1.	0x0	R/W
x0024	GPIO23	15	Reserved	Reserved.	0x0	R
		[14:8]	GPIOOUT3	GPIO3 output signal select. Options are identical to those described in GPIOOUT1.	0x0	R/W
		7	Reserved	Reserved.	0x0	R
		[6:0]	GPIOOUT2	GPIO2 output signal select. Options are identical to those described in GPIOOUT1.	0x0	R/W
x0025	GPIO_IN	[15:4]	Reserved	Reserved.	0x0	R
		[3:0]	GPIO_INPUT	GPIO input value (if enabled). Read back the value present on any GPIO enabled as an input. Bit 0 is GPIO1, Bit 1 is GPIO1, Bit 2 is GPIO2, and Bit 3 is GPIO3.	0x0	R
x0026	GPIO_EXT	[15:9]	Reserved	Reserved.	0x0	R
		8	TS_GPIO_SLEEP	When GPIOOUTx is set to 0x10 the GPIO will return to the TS_GPIO_SLEEP value at the end of the timeslot and during sleep.	0x0	R/W
		7	TIMESTAMP_INV	Time stamp trigger invert.	0x0	R/W
		,	TIMES IDAN _ITT	0: time stamp trigger is rising edge.	ONO	.,,,,,
				1: time stamp trigger is falling edge.		
		6	TIMESTAMP_ALWAYS_EN	Enable time stamp always on. When set, do not automatically clear CAPTURE_TIMESTAMP. This bit provides an always activated time stamp.	0x0	R/W
	_	[5:4]	TIMESTAMP_GPIO	Time stamp GPIO select.	0x0	R/W
	/	[3.1]	71171231711711 _G1 10	0x0: use GPIO0 for time stamp (default).	ONO	.,,,,,
	1			0x1: use GPIO1 for time stamp.		
				0x2: use GPIO2 for time stamp.		
				0x3: use GPIO3 for time stamp		
	/	3	Reserved	Reserved.	0x0	R/W
		2	EXT_SYNC_EN	External sync enable. When enabled, use the GPIO selected by EXT_SYNC_GPIO to trigger samples rather than the period counter.	0x0	R/W
		[1:0]	EXT_SYNC_GPIO	External synchronization GPIO select.	0x0	R/W
		[]		00: use GPIO0 for external synchronization	0.13	, **

ADI Confidential

ADPD4100/ADPD4101

Addr	Name	Bits	Bit Name	Description	Reset	Access
				10: use GPIO2 for external synchronization.		
				11: use GPIO3 for external synchronization.		
0x00B4	IO_ADJUST	[15:7]	Reserved	Set to 0x000.	0x000	R/W
		6	LOW_IOVDD_EN Set to 0x0 if IOVDD of 3 V or higher is used. Default value of 0x1 is 0x used for IOVDD lower than 3 V, as the typical value of IOVDD is 1.8 V.		0x1	R/W
		[5:4]	Reserved	Set to 0x001.	0x001	R/W
		[3:2]	SPI_SLEW	Slew control for SPI pins.	0x0	R/W
				0: slowest.		
				1: slow.		
				10: fastest.		
				11: fast.		
		[1:0]	SPI_DRV	Drive control for SPI pins.	0x0	R/W
				0: medium.		
				1: weak.		
				10: strong.		
				11: strong.		

TIME SLOT CONFIGURATION REGISTERS

Table 36. Time Slot Configuration Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0100	TS_CTRL_A	15	SUBSAMPLE_x	Subsample using DECIMATE_FACTOR_x. When this bit is	0x0	R/W
0x0120	TS_CTRL_B			set operate the selected timeslot only once per		
0x0140	TS_CTRL_C			(DECIMATE_FACTOR_x+1) timeslot sequences.		
0x0160	TS_CTRL_D	14	CH2_EN_x	Channel 2 enable.	0x0	R/W
0x0180	TS_CTRL_E			0: Channel 2 disabled.		
0x01A0	TS_CTRL_F			1: Channel 2 enabled.		
0x01C0	TS_CTRL_G	[13:12]	SAMPLE_TYPE_x	Time Slot x sampling type.	0x0	R/W
0x01E0	TS_CTRL_H			00: standard sampling modes.		
0x0200	TS_CTRL_I			01: one-region digital integration mode.		
0x0220	TS_CTRL_J			10: two-region digital integration mode.		
0x0240	TS_CTRL_K			11: impulse response mode.		
0x0260	TS_CTRL_L	[11:10]	INPUT_R_SELECT_x	Input resistor (R _{IN}) select.	0x0	R/W
				00: 500 Ω.		
			*	01: 6.25 kΩ.		
				10: reserved.		
		À		11: reserved.		
		[9:0]	TIMESLOT_OFFSET_x	Time Slot x offset in $64 \times$ number of 1 MHz low frequency oscillator cycles or $2 \times$ number of 32 kHz low frequency oscillator cycles.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0101	TS_PATH_A	[15:12]	PRE_WIDTH_x	Preconditioning duration for Time Slot x. This value is in 2	0x4	R/W
0x0121	TS_PATH_B			μs increments. A value of 0 skips the preconditioning		
0x0141	TS_PATH_C			state. Default is 8 μs.		
0x0161 0x0181 0x01A1 0x01C1 0x01E1 0x0201	TS_PATH_D	[11:10]	Reserved	Write 0x0.	0x0	R
	TS_PATH_E TS_PATH_F TS_PATH_G TS_PATH_H TS_PATH_I	9	TS_GPIO_x	Timeslot specific value for timeslot x. When GPIOOUTx is set to 0x10 and TS_GPIO_x is set to 1, the GPIO selected by GPIOOUTx will output a 1 while the timeslot selected by TS_GPIO_x is active. The GPIO will return to the TS_GPIO_SLEEP value at the end of the timeslot.	0x0	R/W
0x0221	TS_PATH_J	[8:0]	AFE_PATH_CFG_x	Signal path selection.	0x0DA	R/W
0x0241 0x0261	TS_PATH_K			0x0DA: TIA, BPF, integrator, and ADC.		
JXU201	TS_PATH_L			0x0E6: TIA, integrator, and ADC.		
				0x106: TIA and ADC.		
				0x101: ADC.		
				0x0E1: buffer and ADC.		I
0,0102	INIDITE A	[15:12]	INP78_x		٥٧٥	R/W
0x0122 0x0142	INPUTS_B INPUTS_C INPUTS_D INPUTS_E INPUTS_F INPUTS_G INPUTS_H INPUTS_I	[15:12]	INP/8_X	IN7 and IN8 input pair enable. 0000: input pair disabled. IN7 and IN8 disconnected. 0001: IN7 connected to Channel 1. IN8 disconnected.	0x0	K/VV
0x0162				0010: IN7 connected to Channel 2. IN8 disconnected.		
0x0182				0011: IN7 disconnected. IN8 connected to Channel 1.		
0x01A2				0100: IN7 disconnected. IN8 connected to Channel 2.		
				0101: IN7 connected to Channel 1. IN8 connected to Channel		
0x01E2 0x0202 0x0222				2. 0110: IN7 connected to Channel 2. IN8 connected to Channel 1.		
0x0242	INPUTS_K			0111: IN7 and IN8 connected to Channel 1. Single-ended or		
0x0262	INPUTS_L			differentially based on PAIR78.		
				1000: IN7 and IN8 connected to Channel 2. Single-ended or		
				differentially based on PAIR78.		
		[11:8]	INP56_x	IN5 and IN6 input pair enable.	0x0	R/W
				0000: input pair disabled. IN5 and IN6 disconnected.		
				0001: IN5 connected to Channel 1. IN6 disconnected.		
				0010: IN5 connected to Channel 2. IN6 disconnected.		
				0011: IN5 disconnected. IN6 connected to Channel 1.		
				0100: IN5 disconnected. IN6 connected to Channel 2.		
			7	0101: IN5 connected to Channel 1. IN6 connected to Channel 2.		
				0110: IN5 connected to Channel 2. IN6 connected to Channel 1.		
	1			0111: IN5 and IN6 connected to Channel 1. Single-ended or differentially based on PAIR56.		
				1000: IN5 and IN6 connected to Channel 2. Single-ended or differentially based on PAIR56.		
		[7:4]	INP34_x	IN3 and IN4 input pair enable.	0x0	R/W
	1			0000: input pair disabled. IN3 and IN4 disconnected.		
				0001: IN3 connected to Channel 1. IN4 disconnected.		
				0010: IN3 connected to Channel 2. IN4 disconnected.		
				0011: IN3 disconnected. IN4 connected to Channel 1.		
				0100: IN3 disconnected. IN4 connected to Channel 2.		
				0101: IN3 connected to Channel 1. IN4 connected to Channel		
				2.	1	

Addr	Name	Bits	Bit Name	Description	Reset	Acce
				0110: IN3 connected to Channel 2. IN4 connected to Channel		
				1.		
				0111: IN3 and IN4 connected to Channel 1. Single-ended or differentially based on PAIR34.		
				1000: IN3 and IN4 connected to Channel. Single-ended or differentially based on PAIR34.		
		[3:0]	INP12_x	IN1 and IN2 input pair enable.	0x0	R/W
				0000: input pair disabled. IN1 and IN2 disconnected.		
				0001: IN1 connected to Channel 1. IN2 disconnected.	3	
				0010: IN1 connected to Channel 2. IN2 disconnected.		
				0011: IN1 disconnected. IN2 connected to Channel 1.		
				0100: IN1 disconnected. IN2 connected to Channel 2.		
				0101: IN1 connected to Channel 1. IN2 connected to Channel 2.		
				0110: IN1 connected to Channel 2. IN2 connected to Channel 1.		
				0111: IN1 and IN2 connected to Channel 1. Single-ended or differentially based on PAIR12.		
				1000: IN1 and IN2 connected to Channel 2. Single-ended		
				or differentially based on PAIR12.		
x0103	CATHODE_A	15	Reserved	Reserved.	0x0	R
x0123 x0143	0143 CATHODE_C	[14:12]	PRECON_x	Precondition value for enabled inputs during Time Slot x. 000: float input(s).	0x0	R/W
(0163	_			001: precondition to VC1.		
(0183	_			010: precondition to VC2.		
k01A3 k01C3	_			011: precondition to V _{ICM} . Used when inputs are		
x01E3	_			configured differentially.		
k0203				100: precondition with TIA input.		
x0223	CATHODE_J			101: precondition with TIA_VREF.		
k0243	1 –			110: precondition by shorting differential pair.		
(0263	CATHODE_L	[11:10]	VC2_PULSE_x	VC2 pulse control for Time Slot x.	0x0	R/W
				00: no pulsing.		
				01: alternate VC2 on each subsequent Time Slot x.		
				10: pulse to alternate value specified in VC2_ALT_x using modulation pulse.		
		[9:8]	VC2_ALT_x	VC2 alternate pulsed state for Time Slot x.	0x0	R/W
				00: V _{DD} .		
			. /	01: TIA_VREF.		
			7	10: TIA_VREF + 250 mV.		
				11: GND.		
	//****	[7:6]	VC2_SEL_x	VC2 active state for Time Slot x.	0x0	R/W
	Ám			00: V _{DD} .		
				01: TIA_VREF.		
				10: TIA_VREF + 250 mV.		
	1	FF 43	VC1 DUI CE	11: GND.	0.0	D (14)
		[5:4]	VC1_PULSE_x	VC1 pulse control for Time Slot x.	0x0	R/W
				00: no pulsing.		
				01: alternate VC1 on each subsequent Time Slot x.		
				10: pulse to alternate value specified in VC1_ALT_x using modulation pulse.		
		[3:2]	VC1_ALT_x	VC1 alternate pulsed state for Time Slot x.	0x0	R/W
		[3.2]	· - 1_/\L1_^	00: V _{DD} .	UNU	, , , ,
				01: TIA_VREF.		
				10: TIA_VREF + 250 mV.		
			i e e e e e e e e e e e e e e e e e e e		1	1

Rev. Pr0.6 | Page 90 of 99

E_TRIM_A E_TRIM_B E_TRIM_C E_TRIM_D E_TRIM_E E_TRIM_F E_TRIM_G E_TRIM_H E_TRIM_I E_TRIM_I			Set the integrator input resis 0. Set the buffer gain when AFE AFE_INT_C_BUF_x = 0 00: 400 k Ω . 01: 200 k Ω . 10: 100 k Ω . 11: 100 k Ω .	Detection Circuitry. Enables ion Circuitry and channel 2 ry if channel 2 is also enabled. tor when AFE_INT_C_BUF_x = E_INT_C_BUF_x = 1 AFE_INT_C_BUF_x = 1 O0: gain = 1. 01: gain = 1. 10: gain = 0.7.	0x0 0x0	R/W R/W
E_TRIM_B E_TRIM_C E_TRIM_D E_TRIM_E E_TRIM_G E_TRIM_H E_TRIM_I	[13:12]	CH2_TRIM_INT_x	01: TIA_VREF. 10: TIA_VREF + 250 mV. 11: GND. Set to 1 to enable TIA Ceiling channel 1 TIA Ceiling Detecti TIA Ceiling Detection Circuits Set the integrator input resis 0. Set the buffer gain when AFE AFE_INT_C_BUF_x = 0 00: 400 kΩ. 01: 200 kΩ. 10: 100 kΩ.	ion Circuitry and channel 2 ry if channel 2 is also enabled. tor when AFE_INT_C_BUF_x = E_INT_C_BUF_x = 1 AFE_INT_C_BUF_x = 1 00: gain = 1. 01: gain = 1. 10: gain = 0.7.		
E_TRIM_B E_TRIM_C E_TRIM_D E_TRIM_E E_TRIM_G E_TRIM_H E_TRIM_I	[13:12]	CH2_TRIM_INT_x	10: TIA_VREF + 250 mV. 11: GND. Set to 1 to enable TIA Ceiling channel 1 TIA Ceiling Detecti TIA Ceiling Detection Circuitr Set the integrator input resis 0. Set the buffer gain when AFE AFE_INT_C_BUF_x = 0 00: 400 kΩ. 01: 200 kΩ. 10: 100 kΩ.	ion Circuitry and channel 2 ry if channel 2 is also enabled. tor when AFE_INT_C_BUF_x = E_INT_C_BUF_x = 1 AFE_INT_C_BUF_x = 1 00: gain = 1. 01: gain = 1. 10: gain = 0.7.		
E_TRIM_B E_TRIM_C E_TRIM_D E_TRIM_E E_TRIM_G E_TRIM_H E_TRIM_I	[13:12]	CH2_TRIM_INT_x	11: GND. Set to 1 to enable TIA Ceiling channel 1 TIA Ceiling Detection TIA Ceiling Detection Circuits Set the integrator input resis 0. Set the buffer gain when AFE AFE_INT_C_BUF_x = 0 00: 400 k Ω . 10: 100 k Ω . 11: 100 k Ω .	ion Circuitry and channel 2 ry if channel 2 is also enabled. tor when AFE_INT_C_BUF_x = E_INT_C_BUF_x = 1 AFE_INT_C_BUF_x = 1 00: gain = 1. 01: gain = 1. 10: gain = 0.7.		
E_TRIM_B E_TRIM_C E_TRIM_D E_TRIM_E E_TRIM_G E_TRIM_H E_TRIM_I	[13:12]	CH2_TRIM_INT_x	Set to 1 to enable TIA Ceiling channel 1 TIA Ceiling Detection Circuits TIA Ceiling Detection Circuits Set the integrator input resis 0. Set the buffer gain when AFE AFE_INT_C_BUF_x = 0 00: $400 \text{ k}\Omega$. 10: $100 \text{ k}\Omega$. 11: $100 \text{ k}\Omega$.	ion Circuitry and channel 2 ry if channel 2 is also enabled. tor when AFE_INT_C_BUF_x = E_INT_C_BUF_x = 1 AFE_INT_C_BUF_x = 1 00: gain = 1. 01: gain = 1. 10: gain = 0.7.		
E_TRIM_B E_TRIM_C E_TRIM_D E_TRIM_E E_TRIM_G E_TRIM_H E_TRIM_I	[13:12]	CH2_TRIM_INT_x	channel 1 TIA Ceiling Detectit TIA Ceiling Detection Circuitris Set the integrator input resis 0. Set the buffer gain when AFE AFE_INT_C_BUF_x = 0 00: 400 kΩ. 01: 200 kΩ. 10: 100 kΩ. 11: 100 kΩ.	ion Circuitry and channel 2 ry if channel 2 is also enabled. tor when AFE_INT_C_BUF_x = E_INT_C_BUF_x = 1 AFE_INT_C_BUF_x = 1 00: gain = 1. 01: gain = 1. 10: gain = 0.7.		
E_TRIM_C E_TRIM_D E_TRIM_E E_TRIM_F E_TRIM_G E_TRIM_H E_TRIM_I			TIA Ceiling Detection Circuitr Set the integrator input resis 0. Set the buffer gain when AFE AFE_INT_C_BUF_x = 0 00: 400 k Ω . 01: 200 k Ω . 10: 100 k Ω . 11: 100 k Ω .	ry if channel 2 is also enabled. tor when AFE_INT_C_BUF_x = E_INT_C_BUF_x = 1 AFE_INT_C_BUF_x = 1 00: gain = 1. 01: gain = 1. 10: gain = 0.7.	0x0	R/W
E_TRIM_C E_TRIM_D E_TRIM_E E_TRIM_F E_TRIM_G E_TRIM_H E_TRIM_I			Set the integrator input resis 0. Set the buffer gain when AFE AFE_INT_C_BUF_x = 0 00: 400 k Ω . 01: 200 k Ω . 10: 100 k Ω . 11: 100 k Ω .	tor when AFE_INT_C_BUF_x = E_INT_C_BUF_x = 1 AFE_INT_C_BUF_x = 1 00: gain = 1. 01: gain = 1. 10: gain = 0.7.	0x0	R/W
E_TRIM_C E_TRIM_D E_TRIM_E E_TRIM_F E_TRIM_G E_TRIM_H E_TRIM_I			0. Set the buffer gain when AFE AFE_INT_C_BUF_x = 0 00: 400 kΩ. 01: 200 kΩ. 10: 100 kΩ. 11: 100 kΩ.	E_INT_C_BUF_x = 1 AFE_INT_C_BUF_x = 1 00: gain = 1. 01: gain = 1. 10: gain = 0.7.	OXO	N/ WV
E_TRIM_D E_TRIM_E E_TRIM_F E_TRIM_G E_TRIM_H E_TRIM_I E_TRIM_J E_TRIM_K	[12:11]	CH1_TRIM_INT_x	AFE_INT_C_BUF_x = 0 00: 400 kΩ. 01: 200 kΩ. 10: 100 kΩ. 11: 100 kΩ.	AFE_INT_C_BUF_x = 1 00: gain = 1. 01: gain = 1. 10: gain = 0.7.		
E_TRIM_D E_TRIM_E E_TRIM_F E_TRIM_G E_TRIM_H E_TRIM_I E_TRIM_J E_TRIM_K	[12:11]	CH1_TRIM_INT_x	AFE_INT_C_BUF_x = 0 00: 400 kΩ. 01: 200 kΩ. 10: 100 kΩ. 11: 100 kΩ.	AFE_INT_C_BUF_x = 1 00: gain = 1. 01: gain = 1. 10: gain = 0.7.		
E_TRIM_E E_TRIM_F E_TRIM_G E_TRIM_H E_TRIM_I E_TRIM_J E_TRIM_K	[12:11]	CH1_TRIM_INT_x	00: 400 kΩ. 01: 200 kΩ. 10: 100 kΩ. 11: 100 kΩ.	00: gain = 1. 01: gain = 1. 10: gain = 0.7.		
E_TRIM_F E_TRIM_G E_TRIM_H E_TRIM_I E_TRIM_J E_TRIM_K	[12:11]	CH1_TRIM_INT_x	01: 200 kΩ. 10: 100 kΩ. 11: 100 kΩ.	01: gain = 1. 10: gain = 0.7.		
E_TRIM_G E_TRIM_H E_TRIM_I E_TRIM_J E_TRIM_K	[12:11]	CH1_TRIM_INT_x	10: 100 kΩ. 11: 100 kΩ.	10: gain = 0.7.		
E_TRIM_H E_TRIM_I E_TRIM_J E_TRIM_K	[12:11]	CH1_TRIM_INT_x				
E_TRIM_I E_TRIM_J E_TRIM_K	[12:11]	CH1_TRIM_INT_x		11: gain = 0.7.		
E_TRIM_J E_TRIM_K			Set the integrator input resis	tor when AFE_INT_C_BUF_x =	0x0	R/W
E_TRIM_K			0.			
			Set the buffer gain when AFE	E_INT_C_BUF_x = 1		
			AFE_INT_C_BUF_x = 0	AFE_INT_C_BUF_x = 1		
E_TRIM_L			00: 400 kΩ.	00: gain = 1.]	
			01: 200 kΩ.	01: gain = 1.		
			10: 100 kΩ.	10: gain = 0.7.		
			11: 100 kΩ.	11: gain = 0.7.		
	10	VREF_PULSE_x	TIA_VREF pulse control.		0x0	R/W
			0: no pulsing.			
				modulation pulse.		
	[9:8]	AFE_TRIM_VREF_x	Voltage select for TIA_VREF.		0x3	R/W
			/			
		<i>Y</i>				
	[7:6]	VREF_PULSE_VAL_x	•		0x3	R/W
		, /				
		17				
	[5.2]	TIA CAIN CLID			0.0	DAM
	[5:3]	IIA_GAIN_CH2_X		.nannei 2.	UXU	R/W
	/					
. /	[2.0]	TIA GAIN CH1 V		hannel 1	ΟνΩ	R/W
1	[2.0]	IIA_GAIN_CITI_X		manner i.	UXU	11/ VV
		[9:8] [5:3] [2:0]	[9:8] AFE_TRIM_VREF_x [7:6] VREF_PULSE_VAL_x [5:3] TIA_GAIN_CH2_x	10: 100 kΩ. 11: 100 kΩ. 12: pulse tontrol. 0: no pulsing. 1: pulse TIA_VREF based on r. 1: pulse TIA_VREF b	10: 100 kΩ. 11: 100 kΩ. 11: 100 kΩ. 11: gain = 0.7. 11: gain	10: 100 kΩ. 11: 100 kΩ. 11: gain = 0.7. 11: g

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x010D	PATTERN_A	[15:12]	LED_DISABLE_x	Four-pulse LED disable pattern. Set to 1 to disable the LED	0x0	R/W
0x012D	PATTERN_B			pulse in the matching position in a group of four pulses.		
0x014D	PATTERN_C			The LSB maps to the first pulse.		
0x016D	PATTERN_D	[11:8]	MOD_DISABLE_x	Four-pulse modulation disable pattern. Set to 1 to disable	0x0	R/W
0x018D	PATTERN_E			the modulation pulse in the matching position in a group		
0x01AD	PATTERN_F			of four pulses. The LSB maps to the first pulse.		
0x01CD	PATTERN_G	[7:4]	SUBTRACT_x	Four-pulse subtract pattern. Set to 1 to negate the math	0x0	R/W
0x01ED	PATTERN_H			operation in the matching position in a group of four		
0x020D	PATTERN_I			pulses. The LSB maps to the first pulse.		
0x022D	PATTERN_J	[3:0]	REVERSE_INTEG_x	Four-pulse integration reverse pattern. Set to 1 to reverse	0x0	R/W
0x024D	PATTERN_K			the integrator positive/negative pulse order in the		
0x026D	PATTERN_L			matching position in a group of four pulses. The LSB maps to the first pulse.		
0x0110	DATA_FORMAT_A	[15-11]	DARK_SHIFT_x	Number of bits to shift the dark data to the right before	0x0	R/W
0x0110	DATA_FORMAT_B	[13.11]	D/((((_5) ()) 1_X	writing to the FIFO for Time Slot x. Selectable between 0	OXO	10,00
0x0150	DATA_FORMAT_C			bits and 32 bits.		
0x0170	DATA_FORMAT_D	[10:8]	DARK_SIZE_x	Number of bytes of dark data to be written to the FIFO for	0x0	R/W
0x0190	DATA_FORMAT_E	[]	 	Time Slot x. Selectable between 0 bytes and four bytes.		""
0x01B0	DATA_FORMAT_F	[7:3]	SIGNAL_SHIFT_x	Number of bits to shift the signal data to the right before	0x0	R/W
0x01D0	DATA_FORMAT_G			writing to the FIFO for Time Slot x. Selectable between 0		
0x01F0	DATA_FORMAT_H			bits and 32 bits.		
0x0210	DATA_FORMAT_I	[2:0]	SIGNAL_SIZE_x	Number of bytes of signal data to be written to the FIFO	0x3	R/W
0x0230	DATA_FORMAT_J			for Time Slot x. Selectable between 0 bytes and four bytes.		
0x0250	DATA_FORMAT_K					
0x0270	DATA_FORMAT_L					
0x0112	DECIMATE_A	[15:11]	Reserved	Write 0x0.	0x0	R
0x0132	DECIMATE_B	[10:4]	DECIMATE_FACTOR_x	Decimate sample divider. Output data rate is sample rate	0x0	R/W
0x0152	DECIMATE_C		AA.	÷ (DECIMATE_FACTOR_x + 1). Decimate by 1 to 128.		
0x0172	DECIMATE_D	[3:0]	DECIMATE_TYPE_x	Decimation type select.	0x0	R/W
0x0192	DECIMATE_E			0: block sum, CIC first order.		
0x01B2	DECIMATE_F			1: signal uses CIC second order.		
0x01D2	DECIMATE_G			10: signal uses CIC third order.		
0x01F2	DECIMATE_H			11: signal uses CIC fourth order.		
0x0212	DECIMATE_I		3 /	100: reserved.		
0x0232	DECIMATE_J					
0x0252	DECIMATE_K					
0x0272	DECIMATE_L	À	, 7			

ADI Confidential ADPD4100/ADPD4101

AFE TIMING SETUP REGISTERS

Table 37. AFE Timing Setup Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0107	COUNTS_A	[15:8]	NUM_INT_x	Number of ADC cycles or acquisition width. Number of	0x1	R/W
0x0127	COUNTS_B			analog integration cycles per ADC conversion or the		
0x0147	COUNTS_C			acquisition width for digital integration and impulse mode. A		
0x0167	COUNTS_D			setting of 0 is not allowed.		
0x0187	COUNTS_E	[7:0]	NUM_REPEAT_x	Number of sequence repeats. Total number of pulses =	0x1	R/W
0x01A7	COUNTS_F	-		NUM_INT_x × NUM_REPEAT_x. A setting of 0 is not allowed.		
0x01C7	COUNTS_G				1	
0x01E7	COUNTS_H					
0x0207	COUNTS_I				7	
0x0227	COUNTS_J			· · · · · · · · · · · · · · · · · · ·		
0x0247	COUNTS_K			1/		
0x0247	COUNTS_L					
		[1 [1 4]	D	Description of	00	D
0x0108	PERIOD_A	[15:14]		Reserved.	0x0	R
0x0128	PERIOD_B	[13:12]	MOD_TYPE_x	Modulation connection type.	0x0	R/W
0x0148	PERIOD_C			00: TIA is continuously connected to input after precondition. No connection modulation.		
0x0168	PERIOD_D					
0x0188	PERIOD_E			01: Float type operation. Pulse connection from input to TIA		
0x01A8	PERIOD_F			with modulation pulse, floating between pulses.		
0x01C8	PERIOD_G			10: Nonfloat type connection modulation. Pulse connection		
0x01E8	PERIOD_H			from input to TIA. Connect to precondition value between		
0x0208	PERIOD_I			pulses.		
0x0228	PERIOD_J	[11:10]	Reserved	Reserved.	0x0	R
0x0248	PERIOD_K	[9:0]	MIN_PERIOD_x	Minimum period for pulse repetition in µs. Override for the	0x0	R/W
0x0268	PERIOD_L			automatically calculated period. Used in float type		
	_			operations to set the float time of second and subsequent		
				floats using the formula: Float Time = MIN_PERIOD_x -		
			an.a n.=-a	MOD_WIDTH_x.		
0x010A	INTEG_SETUP_A	15	SINGLE_INTEG_x	Use single integrator pulse	0x0	R/W
0x012A	INTEG_SETUP_B		7	0: use both generated integrator clocks.		
0x014A	INTEG_SETUP_C			1: skip the second integrator clock.		
0x016A	INTEG_SETUP_D	[14:12]	CH2_AMP_DISABLE_x	Amplifier disables for power control. Set the appropriate bit	0x0	R/W
0x018A	INTEG_SETUP_E		//	to disable the Channel 2 amplifier in Time Slot x.		
0x01AA 0x01CA	INTEG_SETUP_F INTEG_SETUP_G			0: TIA.		
0x01EA	INTEG_SETUP_H		/ /	1: band-pass filter.		
0x020A	INTEG_SETUP_I		1.1	2: integrator.		
0x020A	INTEG_SETUP_J		V /			
0x024A	INTEG_SETUP_K	11/	AFE_INT_C_BUF_x	Set to 1 to configure the integrator as a buffer in Time Slot x.	0x0	R/W
0x026A	INTEG_SETUP_L		CH1_AMP_DISABLE_x	Amplifier disables for power control. Set the appropriate bit to disable the Channel 1 amplifier in Time Slot x.	0x0	R/W
				0: TIA.		
				1: band-pass filter.		
				2: integrator.		
		[7:6]	ADC_COUNT_x	ADC conversions per pulse. Number of conversions =	0x0	R/W
		[,,0]	/.DC_COONT_X	ADC_COUNT + 1.	UAU	11, VV
		5	Reserved	Reserved.	0x0	R
		[4:0]	INTEG_WIDTH_A	Integrator clock width in µs. Must be >0	0x3	R/W
		[1.0]		integrator clock width in ps. must be >0	0//	11/ 41

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x010B	INTEG_OS_A	[15:13]	Reserved	Reserved.	0x0	R
0x012B	INTEG_OS_B	[12:5]	INTEG_OFFSET_x	Integrator clock offset for Time Slot x in 1 μ s increments per LSB. Must be > 0.	0x10	R/W
0x014B	INTEG_OS_C	[4:0]	INTEG_OFFSET_x	Integrator clock offset for Time Slot x in 31.25 ns increments	0x14	R/W
0x016B	INTEG_OS_D			per LSB.		
0x018B	INTEG_OS_E					
0x01AB	INTEG_OS_F					
0x01CB	INTEG_OS_G					
0x01EB	INTEG_OS_H			<u> </u>		
0x020B	INTEG_OS_I			/		
0x022B	INTEG_OS_J					
0x024B	INTEG_OS_K					
0x026B	INTEG_OS_L					
0x010C	MOD_PULSE_A	[15:8]	MOD_WIDTH_x	Modulation pulse width for Time Slot x in μ s. $0 =$ disable.	0x0	R/W
0x012C	MOD_PULSE_B	[7:0]	MOD_OFFSET_x	Modulation pulse offset for Time Slot x in μ s. Must be >0.	0x1	R/W
0x014C	MOD_PULSE_C					
0x016C	MOD_PULSE_D					
0x018C	MOD_PULSE_E			/ / /		
0x01AC	MOD_PULSE_F					
0x01CC	MOD_PULSE_G					
0x01EC	MOD_PULSE_H					
0x020C	MOD_PULSE_I					
0x022C	MOD_PULSE_J					
0x024C	MOD_PULSE_K					
0x026C	MOD_PULSE_L					_
0x0113	DIGINT_LIT_A	[15:9]	Reserved	Reserved.	0x0	R
0x0133	DIGINT_LIT_B	[8:0]	LIT_OFFSET_x	Digital integration mode, acquisition window lit offset in µs for Time Slot x. Also, impulse response mode offset. Must be >0	0x26	R/W
0x0153	DIGINT_LIT_C			Digital integration mode, acquisition window lit offset in µs for Time Slot x. Also, impulse response mode offset. Must be		
0x0173	DIGINT_LIT_D			>0		
0x0193	DIGINT_LIT_E					
0x01B3	DIGINT_LIT_F					
0x01D3	DIGINT_LIT_G					
0x01F3	DIGINT_LIT_H					
0x0213	DIGINT_LIT_I		1			
0x0233	DIGINT_LIT_J	X	7			
0x0253	DIGINT_LIT_K					
0x0273	DIGINT_LIT_L					
0x0114	DIGINT_DARK_A	[15:7]	DARK2_OFFSET_x	Digital integration mode, acquisition window Dark Offset 2 for Time Slot x in µs. Must be >0	0x046	R/W
0x0134	DIGINT_DARK_B	[6:0]	DARK1_OFFSET_x	Digital integration mode, acquisition window Dark Offset 1	0x6	R/W
0x0154	DIGINT_DARK_C			for Time Slot x in μs. Must be >0.		
0x0174	DIGINT_DARK_D					
0x0194	DIGINT_DARK_E					
0x01B4	DIGINT_DARK_F					
0x01D4	DIGINT_DARK_G					
0x01F4	DIGINT_DARK_H					
0x0214	DIGINT_DARK_I					
0x0234	DIGINT_DARK_J					
0x0254	DIGINT_DARK_K					
0x0274	DIGINT_DARK_L					

ADI Confidential ADPD4100/ADPD4101

LED CONTROL AND TIMING REGISTERS

Table 38. LED Control and Timing Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0105	LED_POW12_A	15	LED_DRIVESIDE2_x	LED output select for LED2x.	0x0	R/W
0x0125	LED_POW12_B			0: drive LED on Output LED2A.		
0x0145	LED_POW12_C			1: drive LED on Output LED2B.		
0x0165	LED_POW12_D	[14:8]	LED_CURRENT2_x	LED current setting for LED2A or LED2B output. Set to 0 to disable.	0x0	R/W
0x0185	LED_POW12_E			Output current varies monotonically from 2 mA to 200 mA for		
0x01A5	LED_POW12_F			values between 0x01 and 0x7F.		
	LED_POW12_G	7	LED_DRIVESIDE1_x	·	0x0	R/W
0x01E5	LED_POW12_H			0: drive LED on Output LED1A.		
0x0205	LED_POW12_I			1: drive LED on Output LED1B.		
0x0225	LED_POW12_J	[6:0]	LED_CURRENT1_x	LED current setting for LED1A or LED1B output. Set to 0 to disable.	0x0	R/W
0x0245				Output current varies monotonically from 2 mA to 200 mA for		
0x0265				values between 0x01 and 0x7F.		
0x0106		15	LED_DRIVESIDE4_x	LED output select for LED4x.	0x0	R/W
	LED_POW34_B			0: drive LED on Output LED4A.		
	LED_POW34_C			1: drive LED on Output LED4B.		
	LED_POW34_D	[14:8]	LED_CURRENT4_x	LED current setting for LED4A or LED4B output. Set to 0 to disable.	0x0	R/W
	LED_POW34_E			Output current varies monotonically from 2 mA to 200 mA for values between 0x01 and 0x7F.		
	LED_POW34_F					
	LED_POW34_G	7	LED_DRIVESIDE3_x	·	0x0	R/W
	LED_POW34_H			0: drive LED on Output LED3A.		
	LED_POW34_I			1: drive LED on Output LED3B.		
	LED_POW34_J	[6:0]	LED_CURRENT3_x	LED current setting for LED3A or LED3B output. Set to 0 to disable.	0x0	R/W
	LED_POW34_K			Output current varies monotonically from 2 mA to 200 mA for values between 0x01 and 0x7F.		
	LED_POW34_L					
0x0109		[15:8]		LED pulse width in μs. 0=disable	0x2	R/W
	LED_PULSE_B	[7:0]	LED_OFFSET_x	LED pulse offset in μ s. Set to a minimum of 16 μ s (0x10). Must be >0.	0x10	R/W
0x0149						
0x0169				, ' <i>Y</i>		
0x0189						
	LED_PULSE_F					
	LED_PULSE_G					
0x01E9						
0x0209			7			
0x0229			1/2/			
0x0249						
0x0269	LED_PULSE_L					

ADPD4100/ADPD4101 ADI Confidential

ADC OFFSET REGISTERS

Table 39. ADC Offset Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x010E	ADC_OFF1_A	[15:14]	Reserved	Reserved.	0x0	R
0x012E	ADC_OFF1_B	[13:0]	CH1_ADC_ADJUST_x	Adjustment to ADC value. This value is subtracted from the ADC	0x0	R/W
0x014E	ADC_OFF1_C			value for Channel 1 in Time Slot x. Set to 0 for chop and float		
				modes.		
	ADC_OFF1_D					
	ADC_OFF1_E					
0x01AE	ADC_OFF1_F					
0x01CE	ADC_OFF1_G					
0x01EE	ADC_OFF1_H					
0x020E	ADC_OFF1_I					
0x022E	ADC_OFF1_J					
0x024E	ADC_OFF1_K					
0x026E	ADC_OFF1_L					
0x010F	ADC_OFF2_A	15	ZERO_ADJUST_x		0x0	R/W
0x012F	ADC_OFF2_B	14	Reserved	Reserved.		
0x014F	ADC_OFF2_C	[13:0]	CH2_ADC_ADJUST_x	Adjustment to ADC value. This value is subtracted from the ADC	0x0	R/W
0x016F	ADC_OFF2_D			value for Channel 2 in Time Slot x. Set to 0 for chop and float		
				modes.		
0x018F	ADC_OFF2_E					
0x01AF						
0x01CF	ADC_OFF2_G					
0x01EF	ADC_OFF2_H					
0x020F	ADC_OFF2_I					
0x022F	ADC_OFF2_J					
0x024F	ADC_OFF2_K					
0x026F	ADC_OFF2_L					

OUTPUT DATA REGISTERS

Table 40. Output Data Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x002F	FIFO_DATA	[15:0]	FIFO_DATA	FIFO data port	0x0	R
0x0030	SIGNAL1_L_A	[15:0]	SIGNAL1_L_A	Signal Channel 1 lower half Time Slot A	0x0	R
0x0031	SIGNAL1_H_A	[15:0]	SIGNAL1_H_A	Signal Channel 1 upper half Time Slot A	0x0	R
0x0032	SIGNAL2_L_A	[15:0]	SIGNAL2_L_A	Signal Channel 2 lower half Time Slot A	0x0	R
0x0033	SIGNAL2_H_A	[15:0]	SIGNAL2_H_A	Signal Channel 2 upper half Time Slot A	0x0	R
0x0034	DARK1_L_A	[15:0]	DARK1_L_A	Dark Channel 1 value lower half Time Slot A	0x0	R
0x0035	DARK1_H_A	[15:0]	DARK1_H_A	Dark Channel 1 value upper half Time Slot A	0x0	R
0x0036	DARK2_L_A	[15:0]	DARK2_L_A	Dark Channel 2 value lower half Time Slot A	0x0	R
0x0037	DARK2_H_A	[15:0]	DARK2_H_A	Dark Channel 2 value upper half Time Slot A	0x0	R
0x0038	SIGNAL1_L_B	[15:0]	SIGNAL1_L_B	Signal Channel 1 lower half Time Slot B	0x0	R
0x0039	SIGNAL1_H_B	[15:0]	SIGNAL1_H_B	Signal Channel 1 upper half Time Slot B	0x0	R
0x003A	SIGNAL2_L_B	[15:0]	SIGNAL2_L_B	Signal Channel 2 lower half Time Slot B	0x0	R
0x003B	SIGNAL2_H_B	[15:0]	SIGNAL2_H_B	Signal Channel 2 upper half Time Slot B	0x0	R
0x003C	DARK1_L_B	[15:0]	DARK1_L_B	Dark Channel 1 value lower half Time Slot B	0x0	R
0x003D	DARK1_H_B	[15:0]	DARK1_H_B	Dark Channel 1 value upper half Time Slot B	0x0	R
0x003E	DARK2_L_B	[15:0]	DARK2_L_B	Dark Channel 2 value lower half Time Slot B	0x0	R
0x003F	DARK2_H_B	[15:0]	DARK2_H_B	Dark Channel 2 value upper half Time Slot B	0x0	R
0x0040	SIGNAL1_L_C	[15:0]	SIGNAL1_L_C	Signal Channel 1 lower half Time Slot C	0x0	R
0x0041	SIGNAL1_H_C	[15:0]	SIGNAL1_H_C	Signal Channel 1 upper half Time Slot C	0x0	R
0x0042	SIGNAL2_L_C	[15:0]	SIGNAL2_L_C	Signal Channel 2 lower half Time Slot C	0x0	R
0x0043	SIGNAL2_H_C	[15:0]	SIGNAL2_H_C	Signal Channel 2 upper half Time Slot C	0x0	R

Rev. Pr0.6 | Page 96 of 99

Addr	Name	Bits	Bit Name		Description	Reset	Access
0x0044	DARK1_L_C	[15:0]	DARK1_L_C		Dark Channel 1 value lower half Time Slot C	0x0	R
0x0045	DARK1_H_C	[15:0]	DARK1_H_C		Dark Channel 1 value upper half Time Slot C	0x0	R
0x0046	DARK2_L_C	[15:0]	DARK2_L_C		Dark Channel 2 value lower half Time Slot C	0x0	R
0x0047	DARK2_H_C	[15:0]	DARK2_H_C		Dark Channel 2 value upper half Time Slot C	0x0	R
0x0048	SIGNAL1_L_D	[15:0]	SIGNAL1_L_D		Signal Channel 1 lower half Time Slot D	0x0	R
0x0049	SIGNAL1_H_D	[15:0]	SIGNAL1_H_D		Signal Channel 1 upper half Time Slot D	0x0	R
0x004A	SIGNAL2_L_D	[15:0]	SIGNAL2_L_D		Signal Channel 2 lower half Time Slot D	0x0	R
0x004B	SIGNAL2_H_D	[15:0]	SIGNAL2_H_D		Signal Channel 2 upper half Time Slot D	0x0	R
0x004C	DARK1_L_D	[15:0]	DARK1_L_D		Dark Channel 1 value lower half Time Slot D	0x0	R
0x004D	DARK1_H_D	[15:0]	DARK1_H_D		Dark Channel 1 value upper half Time Slot D	0x0	R
0x004E	DARK2_L_D	[15:0]	DARK2_L_D		Dark Channel 2 value lower half Time Slot D	0x0	R
0x004F	DARK2_H_D	[15:0]	DARK2_H_D		Dark Channel 2 value upper half Time Slot D	0x0	R
0x0050	SIGNAL1_L_E	[15:0]	SIGNAL1_L_E		Signal Channel 1 lower half Time Slot E	0x0	R
0x0051	SIGNAL1_H_E	[15:0]	SIGNAL1_H_E		Signal Channel 1 upper half Time Slot E	0x0	R
0x0052	SIGNAL2_L_E	[15:0]	SIGNAL2_L_E		Signal Channel 2 lower half Time Slot E	0x0	R
0x0053	SIGNAL2_H_E	[15:0]	SIGNAL2_H_E		Signal Channel 2 upper half Time Slot E	0x0	R
0x0054	DARK1_L_E	[15:0]	DARK1_L_E		Dark Channel 1 value lower half Time Slot E	0x0	R
0x0055	DARK1_H_E	[15:0]	DARK1_H_E		Dark Channel 1 value upper half Time Slot E	0x0	R
0x0056	DARK2_L_E	[15:0]	DARK2_L_E		Dark Channel 2 value lower half Time Slot E	0x0	R
0x0057	DARK2_H_E	[15:0]	DARK2_H_E		Dark Channel 2 value upper half Time Slot E	0x0	R
0x0058	SIGNAL1_L_F	[15:0]	SIGNAL1_L_F		Signal Channel 1 lower half Time Slot F	0x0	R
0x0059	SIGNAL1_H_F	[15:0]	SIGNAL1_H_F		Signal Channel 1 upper half Time Slot F	0x0	R
0x005A	SIGNAL2_L_F	[15:0]	SIGNAL2_L_F		Signal Channel 2 lower half Time Slot F	0x0	R
0x005R	SIGNAL2_H_F	[15:0]	SIGNAL2_H_F		Signal Channel 2 upper half Time Slot F	0x0	R
0x005C	DARK1_L_F	[15:0]	DARK1_L_F		Dark Channel 1 value lower half Time Slot F	0x0	R
0x005D	DARK1_H_F	[15:0]	DARK1_H_F		Dark Channel 1 value upper half Time Slot F	0x0	R
0x005E	DARK2_L_F	[15:0]	DARK2_L_F		Dark Channel 2 value lower half Time Slot F	0x0	R
0x005E	DARK2_H_F	[15:0]	DARK2_H_F		Dark Channel 2 value upper half Time Slot F	0x0	R
0x0060	SIGNAL1_L_G	[15:0]	SIGNAL1_L_G		Signal Channel 1 lower half Time Slot G	0x0	R
0x0061	SIGNAL1_H_G	[15:0]	SIGNAL1_H_G		Signal Channel 1 upper half Time Slot G	0x0	R
0x0062	SIGNAL2_L_G	[15:0]	SIGNAL2_L_G	1	Signal Channel 2 lower half Time Slot G	0x0	R
0x0063	SIGNAL2_H_G	[15:0]	SIGNAL2_H_G		Signal Channel 2 upper half Time Slot G	0x0	R
0x0064	DARK1_L_G	[15:0]	DARK1_L_G		Dark Channel 1 value lower half Time Slot G	0x0	R
0x0065	DARK1_H_G	[15:0]	DARK1_H_G		Dark Channel 1 value upper half Time Slot G	0x0	R
0x0066	DARK2_L_G	[15:0]	DARK2_L_G		Dark Channel 2 value lower half Time Slot G	0x0	R
0x0067	DARK2_H_G	[15:0]	DARK2_H_G		Dark Channel 2 value upper half Time Slot G	0x0	R
0x0068	SIGNAL1_L_H	[15:0]	SIGNAL1_L_H		Signal Channel 1 lower half Time Slot H	0x0	R
0x0069	SIGNAL1_H_H	[15:0]	SIGNAL1_H_H		Signal Channel 1 upper half Time Slot H	0x0	R
0x006A	SIGNAL2_L_H	[15:0]	SIGNAL2_L_H		Signal Channel 2 lower half Time Slot H	0x0	R
0x006B	SIGNAL2_H_H	[15:0]	SIGNAL2_H_H		Signal Channel 2 upper half Time Slot H	0x0	R
0x006C	DARK1_L_H	[15:0]	DARK1_L_H		Dark Channel 1 value lower half Time Slot H	0x0	R
0x006D	DARK1_H_H	[15:0]	DARK1_H_H		Dark Channel 1 value upper half Time Slot H	0x0	R
0x006E	DARK2_L_H	[15:0]	DARK2_L_H		Dark Channel 2 value lower half Time Slot H	0x0	R
0x006F	DARK2_H_H	[15:0]	DARK2_H_H		Dark Channel 2 value upper half Time Slot H	0x0	R
0x0001	SIGNAL1_L_I	[15:0]	SIGNAL1_L_I		Signal Channel 1 lower half Time Slot I	0x0	R
0x0070	SIGNAL1_H_I	[15:0]	SIGNAL1_H_I		Signal Channel 1 upper half Time Slot I	0x0	R
0x0071	SIGNAL2_L_I	[15:0]	SIGNAL2_L_I		Signal Channel 2 lower half Time Slot I	0x0	R
0x0072	SIGNAL2_H_I	[15:0]	SIGNAL2_H_I		Signal Channel 2 upper half Time Slot I	0x0	R
0x0073	DARK1_L_I	[15:0]	DARK1_L_I		Dark Channel 1 value lower half Time Slot I	0x0	R
0x0074 0x0075	DARK1_H_I	[15:0]	DARK1_H_I		Dark Channel 1 value upper half Time Slot I	0x0	R
0x0075	DARK2_L_I	[15:0]	DARK2_L_I		Dark Channel 2 value lower half Time Slot I	0x0	R
0x0070	DARK2_L_I	[15:0]	DARK2_H_I		Dark Channel 2 value upper half Time Slot I	0x0	R
0x0077	SIGNAL1_L_J	[15:0]	SIGNAL1_L_J		Signal Channel 1 lower half Time Slot J	0x0	R
3,0070	J.G. W. L. I_L_J	[13.0]	310117 IL I_L_J		Jighar chamier r lower half fille slots	OAU	1.,

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0079	SIGNAL1_H_J	[15:0]	SIGNAL1_H_J	Signal Channel 1 upper half Time Slot J	0x0	R
0x007A	SIGNAL2_L_J	[15:0]	SIGNAL2_L_J	Signal Channel 2 lower half Time Slot J	0x0	R
0x007B	SIGNAL2_H_J	[15:0]	SIGNAL2_H_J	Signal Channel 2 upper half Time Slot J	0x0	R
0x007C	DARK1_L_J	[15:0]	DARK1_L_J	Dark Channel 1 value lower half Time Slot J	0x0	R
0x007D	DARK1_H_J	[15:0]	DARK1_H_J	Dark Channel 1 value upper half Time Slot J	0x0	R
0x007E	DARK2_L_J	[15:0]	DARK2_L_J	Dark Channel 2 value lower half Time Slot J	0x0	R
0x007F	DARK2_H_J	[15:0]	DARK2_H_J	Dark Channel 2 value upper half Time Slot J	0x0	R
0x0080	SIGNAL1_L_K	[15:0]	SIGNAL1_L_K	Signal Channel 1 lower half Time Slot K	0x0	R
0x0081	SIGNAL1_H_K	[15:0]	SIGNAL1_H_K	Signal Channel 1 upper half Time Slot K	0x0	R
0x0082	SIGNAL2_L_K	[15:0]	SIGNAL2_L_K	Signal Channel 2 lower half Time Slot K	0x0	R
0x0083	SIGNAL2_H_K	[15:0]	SIGNAL2_H_K	Signal Channel 2 upper half Time Slot K	0x0	R
0x0084	DARK1_L_K	[15:0]	DARK1_L_K	Dark Channel 1 value lower half Time Slot K	0x0	R
0x0085	DARK1_H_K	[15:0]	DARK1_H_K	Dark Channel 1 value upper half Time Slot K	0x0	R
0x0086	DARK2_L_K	[15:0]	DARK2_L_K	Dark Channel 2 value lower half Time Slot K	0x0	R
0x0087	DARK2_H_K	[15:0]	DARK2_H_K	Dark Channel 2 value upper half Time Slot K	0x0	R
0x0088	SIGNAL1_L_L	[15:0]	SIGNAL1_L_L	Signal Channel 1 lower half Time Slot L	0x0	R
0x0089	SIGNAL1_H_L	[15:0]	SIGNAL1_H_L	Signal Channel 1 upper half Time Slot L	0x0	R
0x008A	SIGNAL2_L_L	[15:0]	SIGNAL2_L_L	Signal Channel 2 lower half Time Slot L	0x0	R
0x008B	SIGNAL2_H_L	[15:0]	SIGNAL2_H_L	Signal Channel 2 upper half Time Slot L	0x0	R
0x008C	DARK1_L_L	[15:0]	DARK1_L_L	Dark Channel 1 value lower half Time Slot L	0x0	R
0x008D	DARK1_H_L	[15:0]	DARK1_H_L	Dark Channel 1 value upper half Time Slot L	0x0	R
0x008E	DARK2_L_L	[15:0]	DARK2_L_L	Dark Channel 2 value lower half Time Slot L	0x0	R
0x008F	DARK2_H_L	[15:0]	DARK2_H_L	Dark Channel 2 value upper half Time Slot L	0x0	R

OUTLINE DIMENSIONS




Figure 57. 35-Ball Wafer Level Chip Scale Package [WLCSP] (CB-35-2)

Dimensions shown in millimeters




Figure 58. 33-Ball Wafer Level Chip Scale Package [WLCSP] (CB-33-1) Dimensions shown in millimeters

ORDERING GUIDE

×1.0 ±1 5 € 5.0/±							
Model ^{1, 2}	Temperature Range	Package Description	Package Option				
ADPD4100BCBZR7	−40°C to +85°C	35-Ball Wafer Level Chip Scale Package [WLCSP]	CB-35-2				
ADPD4101BCBZR7	-40°C to +85°C	33-Ball Wafer Level Chip Scale Package [WLCSP]	CB-33-1				
EVAL-ADPD4100Z-PPG		Evaluation Board					

¹ Z = RoHS Compliant Part.

² EVAL-ADPDUCZ is the microcontroller board, ordered separately, which is required to interface with the EVAL-ADPD4100Z-PPG evaluation board.

