

# 1. Description

## 1.1. Project

Project Name	ScatWheelchair_MCU_2_codeGen
Board Name	custom
Generated with:	STM32CubeMX 6.3.0
Date	07/19/2022


### 1.2. MCU

MCU Series	STM32F1
MCU Line	STM32F103
MCU name	STM32F103C8Tx
MCU Package	LQFP48
MCU Pin number	48

## 1.3. Core(s) information

Core(s)	Arm Cortex-M3

# 2. Pinout Configuration




# 3. Pins Configuration

Pin Number LQFP48	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
2	PC13-TAMPER-RTC *	I/O	GPIO_Output	LED
5	PD0-OSC_IN	I/O	RCC_OSC_IN	
6	PD1-OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
8	VSSA	Power		
9	VDDA	Power		
10	PA0-WKUP	I/O	TIM2_CH1	
11	PA1	I/O	TIM2_CH2	
14	PA4 *	I/O	GPIO_Output	SPI1_CS
15	PA5	I/O	SPI1_SCK	
16	PA6	I/O	SPI1_MISO	
17	PA7	I/O	SPI1_MOSI	
23	VSS	Power		
24	VDD	Power		
29	PA8	I/O	TIM1_CH1	
34	PA13	I/O	SYS_JTMS-SWDIO	
35	VSS	Power		
36	VDD	Power		
37	PA14	I/O	SYS_JTCK-SWCLK	
40	PB4	I/O	TIM3_CH1	
41	PB5	I/O	TIM3_CH2	
44	воото	Boot		
47	VSS	Power		
48	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



# 5. Software Project

### 5.1. Project Settings

Name	Value	
Project Name	ScatWheelchair_MCU_2_codeGen	
Project Folder	/home/ray/STM32CubeIDE/scat_ws/ScatWheelchair_MCU_2_codeGen	
Toolchain / IDE	STM32CubeIDE	
Firmware Package Name and Version	STM32Cube FW_F1 V1.8.4	
Application Structure	Advanced	
Generate Under Root	Yes	
Do not generate the main()	No	
Minimum Heap Size	0x200	
Minimum Stack Size	0x400	

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

### 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	SystemClock_Config	RCC
2	MX_GPIO_Init	GPIO
3	MX_DMA_Init	DMA
4	MX_SPI1_Init	SPI1
5	MX_TIM2_Init	TIM2
6	MX_TIM3_Init	TIM3
7	MX_TIM1_Init	TIM1

# 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F1
Line	STM32F103
MCU	STM32F103C8Tx
Datasheet	DS5319_Rev17

#### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

### 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


## 6.4. Sequence

	T	
Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	No Scale	No Scale
Fetch Type	FLASH	n/a
CPU Frequency	72 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP
Clock Source Frequency	8 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	27 mA	14 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	90.0	0.0
Ta Max	100.1	105
Category	In DS Table	In DS Table

### 6.5. Results

Sequence Time	1 ms	Average Current	2.71 mA
Battery Life	1 month, 21 days,	Average DMIPS	61.0 DMIPS
	17 hours		

### 6.6. Chart



# 7. Peripherals and Middlewares Configuration

#### 7.1. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

#### 7.1.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Prefetch Buffer Enabled

Flash Latency(WS) 2 WS (3 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

#### 7.2. SPI1

#### **Mode: Full-Duplex Master**

#### 7.2.1. Parameter Settings:

#### **Basic Parameters:**

Frame Format Motorola

Data Size 8 Bits

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate)

Baud Rate 9.0 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled
NSS Signal Type Software

#### 7.3. SYS

**Debug: Serial Wire** 

**Timebase Source: SysTick** 

#### 7.4. TIM1

#### **Channel1: PWM Generation CH1**

#### 7.4.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 65535

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0

auto-reload preload Disable

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

#### **Break And Dead Time management - BRK Configuration:**

BRK State Disable BRK Polarity High

#### **Break And Dead Time management - Output Configuration:**

Automatic Output State Disable

Off State Selection for Run Mode (OSSR) Disable

Off State Selection for Idle Mode (OSSI) Disable

Lock Configuration Off

#### **PWM Generation Channel 1:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

#### 7.5. TIM2

#### **Combined Channels: Encoder Mode**

### 7.5.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 6553

Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1 and TI2 *
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	3 *
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	3 *
7.6. TIM3 Combined Channels: Encoder Mod	de
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:	de
7.6. TIM3 Combined Channels: Encoder Mod	de
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:	<b>de</b> 0
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:	
7.6. TIM3 Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)	0
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 16 bits value )  Internal Clock Division (CKD)	0 Up 65535 No Division
7.6. TIM3  Combined Channels: Encoder Mod  7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 16 bits value)	0 Up 65535
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 16 bits value )  Internal Clock Division (CKD)	0 Up 65535 No Division
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Mode  Counter Period (AutoReload Register - 16 bits value )  Internal Clock Division (CKD)  auto-reload preload  Trigger Output (TRGO) Parameters:  Master/Slave Mode (MSM bit)	0 Up 65535 No Division Disable Disable (Trigger input effect not delayed)
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 16 bits value )  Internal Clock Division (CKD)  auto-reload preload  Trigger Output (TRGO) Parameters:	0 Up 65535 No Division Disable
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Mode  Counter Period (AutoReload Register - 16 bits value )  Internal Clock Division (CKD)  auto-reload preload  Trigger Output (TRGO) Parameters:  Master/Slave Mode (MSM bit)	0 Up 65535 No Division Disable Disable (Trigger input effect not delayed)
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 16 bits value )  Internal Clock Division (CKD)  auto-reload preload  Trigger Output (TRGO) Parameters:  Master/Slave Mode (MSM bit)  Trigger Event Selection	0 Up 65535 No Division Disable Disable (Trigger input effect not delayed)
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 16 bits value )  Internal Clock Division (CKD)  auto-reload preload  Trigger Output (TRGO) Parameters:  Master/Slave Mode (MSM bit)  Trigger Event Selection  Encoder:	0 Up 65535 No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 16 bits value )  Internal Clock Division (CKD)  auto-reload preload  Trigger Output (TRGO) Parameters:  Master/Slave Mode (MSM bit)  Trigger Event Selection  Encoder:  Encoder Mode  Parameters for Channel 1  Polarity	0 Up 65535 No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)  Encoder Mode TI1  Rising Edge
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 16 bits value )  Internal Clock Division (CKD)  auto-reload preload  Trigger Output (TRGO) Parameters:  Master/Slave Mode (MSM bit)  Trigger Event Selection  Encoder:  Encoder Mode  Parameters for Channel 1  Polarity  IC Selection	0 Up 65535 No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)  Encoder Mode TI1  Rising Edge Direct
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 16 bits value )  Internal Clock Division (CKD)  auto-reload preload  Trigger Output (TRGO) Parameters:  Master/Slave Mode (MSM bit)  Trigger Event Selection  Encoder:  Encoder Mode  Parameters for Channel 1  Polarity  IC Selection  Prescaler Division Ratio	0 Up 65535 No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)  Encoder Mode TI1  Rising Edge Direct No division
7.6. TIM3  Combined Channels: Encoder Mod 7.6.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 16 bits value )  Internal Clock Division (CKD)  auto-reload preload  Trigger Output (TRGO) Parameters:  Master/Slave Mode (MSM bit)  Trigger Event Selection  Encoder:  Encoder Mode  Parameters for Channel 1  Polarity  IC Selection	0 Up 65535 No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)  Encoder Mode TI1  Rising Edge Direct

Polarity Rising Edge
IC Selection Direct
Prescaler Division Ratio No division
Input Filter 3 \*

\* User modified value

# 8. System Configuration

## 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
RCC	PD0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PD1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI1	PA5	SPI1_SCK	Alternate Function Push Pull	n/a	High *	
	PA6	SPI1_MISO	Input mode	No pull-up and no pull-down	n/a	
	PA7	SPI1_MOSI	Alternate Function Push Pull	n/a	High *	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
TIM1	PA8	TIM1_CH1	Alternate Function Push Pull	n/a	Low	
TIM2	PA0-WKUP	TIM2_CH1	Input mode	No pull-up and no pull-down	n/a	
	PA1	TIM2_CH2	Input mode	No pull-up and no pull-down	n/a	
TIM3	PB4	TIM3_CH1	Input mode	No pull-up and no pull-down	n/a	
	PB5	TIM3_CH2	Input mode	No pull-up and no pull-down	n/a	
GPIO	PC13- TAMPER- RTC	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED
	PA4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	High *	SPI1_CS

### 8.2. DMA configuration

DMA request	Stream	Direction	Priority
SPI1_TX	DMA1_Channel3	Memory To Peripheral	Low
SPI1_RX	DMA1_Channel2	Peripheral To Memory	Low

### SPI1\_TX: DMA1\_Channel3 DMA request Settings:

Mode: Normal
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

## SPI1\_RX: DMA1\_Channel2 DMA request Settings:

Mode: Normal
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

## 8.3. NVIC configuration

## 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Prefetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	15	0
DMA1 channel2 global interrupt	true	0	0
DMA1 channel3 global interrupt	true	0	0
TIM2 global interrupt	true	0	0
TIM3 global interrupt	true	0	0
SPI1 global interrupt	true	0	0
PVD interrupt through EXTI line 16		unused	
Flash global interrupt	unused		
RCC global interrupt	unused		
TIM1 break interrupt	unused		
TIM1 update interrupt		unused	
TIM1 trigger and commutation interrupts		unused	
TIM1 capture compare interrupt		unused	


## 8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Prefetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true
DMA1 channel2 global interrupt	false	true	true
DMA1 channel3 global interrupt	false	true	true
TIM2 global interrupt	false	true	true

<sup>\*</sup> User modified value

# 9. System Views

- 9.1. Category view
- 9.1.1. Current



## 10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/CD00161566.pdf

Reference http://www.st.com/resource/en/reference\_manual/CD00171190.pdf

manual

Programming http://www.st.com/resource/en/programming\_manual/CD00228163.pdf

manual

Programming http://www.st.com/resource/en/programming\_manual/CD00283419.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/CD00190234.pdf

Application note http://www.st.com/resource/en/application\_note/CD00160362.pdf

Application note http://www.st.com/resource/en/application\_note/CD00164185.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167326.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00032987.pdf

Application note http://www.st.com/resource/en/application\_note/DM00033267.pdf

Application note http://www.st.com/resource/en/application\_note/DM00033344.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00052530.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf

Application note	http://www.st.com/resource/en/application_note/DM00156964.pdf
Application note	http://www.st.com/resource/en/application_note/DM00160482.pdf
Application note	http://www.st.com/resource/en/application_note/DM00209695.pdf
Application note	http://www.st.com/resource/en/application_note/DM00220769.pdf
Application note	http://www.st.com/resource/en/application_note/DM00236305.pdf
Application note	http://www.st.com/resource/en/application_note/DM00257177.pdf
Application note	http://www.st.com/resource/en/application_note/DM00272912.pdf
Application note	http://www.st.com/resource/en/application_note/DM00296349.pdf
Application note	http://www.st.com/resource/en/application_note/DM00315319.pdf
Application note	http://www.st.com/resource/en/application_note/DM00325582.pdf
Application note	http://www.st.com/resource/en/application_note/DM00327191.pdf
Application note	http://www.st.com/resource/en/application_note/DM00354244.pdf
Application note	http://www.st.com/resource/en/application_note/DM00380469.pdf
Application note	http://www.st.com/resource/en/application_note/DM00395696.pdf
Application note	http://www.st.com/resource/en/application_note/DM00493651.pdf
Application note	http://www.st.com/resource/en/application_note/DM00536349.pdf
Application note	http://www.st.com/resource/en/application_note/DM00725181.pdf