Copyright (c) 2019-2021 Antmicro
This repository holds an example of simple AXI-Lite peripheral implemented with Chisel3.
To generate a Verilog simply run make in the top level directory.
-
Notifications
You must be signed in to change notification settings - Fork 1
License
antmicro/simple-chisel-axi-peripheral
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published