2022 Argonne Training Program on Extreme-Scale Computing (ATPESC)



Introduction of Al-testbed and hands-on

Zhen Xie, Siddhisanket Raskar, Kyle Felker, Sam Foreman, and Venkat Vishwanath

Argonne Leadership Computing Facility (ALCF)

Argonne National Laboratory, Lemont, IL 60439

ALCF AI Testbed

- The ALCF AI Testbed provides an infrastructure for the next-generation of AIaccelerator machines.
 - The AI Testbed aims to help evaluate the usability and performance of machine learningbased high-performance computing applications running on these accelerators. The goal is to better understand how to integrate with existing and upcoming supercomputers at the facility to accelerate science insights.



Cerebras CS-2 Wafer-Scale Deep Learning Accelerator



SambaNova Dataflow Accelerator



Graphcore MK1
Graphcore Intelligent
Processing Unit (IPU)



Groq Tensor
Streaming Processor



Habana Gaudi Tensor Processing Cores




Hardware



Motivation of hardware design


- A Flexible Dataflow Substrate: Parallel Patterns
 - Looping abstractions with extra information on parallelism & access patterns






Motivation of hardware design


Reconfigurable Dataflow Architecture (RDA)




• Reconfigurable Dataflow Architecture (RDU)




Rapid Dataflow Compilation to RDU




• Reconfigurable Dataflow Architecture (RDU)



• DataScale SN10-8R: Scalable performance for training and inference



• Excelling at Model and Data Parallel Execution Models







Software



 Full stack co-engineering yields optimizations where best delivered with the highest impact



SambaFlow Open Software for DataScale Systems



SambaFlow Open Software for DataScale Systems

Spatial Dataflow within RDU

```
t1 = conv(in)

t2 = pool(t1)

t3 = conv(t2)

t4 = norm(t3)


t5 = sum(t4)
```

Time: Kernel by Kernel Execution




Traditional compilers map operations to processor instructions in time

Communication through the memory hierarchy is implicit and handled by hardware



utilization

- A bit about precision
 - The main idea of bfloat16 to provide a 16-bit floating point format that has the same dynamic range as a standard IEEE-FP32, but with less accuracy. That amounted to matching the size of the FP32 exponent field at 8 bits and shrinking the size of the FP32 fraction field down to 7 bits. With bfloat16, SambaNova can provide better training throughput.






Hardware




Motivation of hardware design

- GPU approach
- < 10% silicon area used for Deep Learning
 - > 90% used for graphics: Raster Engines, Shaders, Texture Maps, Thread and Instruction Control
- Memory is far from graphics core
 - · Little on-chip memory
 - Cache memory hierarchy
- Graphics cores not built for communication
 - · On chip: low bandwidth, through memory
 - Off chip: even lower bandwidth, PCIe/NVLink
- Designed for dense-matrix operations
 - Sparsity devastates performance
 - Implemented as CPU co-processor



• Cerebras CS-2: The world's only purpose-built Deep Learning solution



Cerebras WSE-2

2.6 Trillion Transistors 46,225 mm² Silicon



Largest GPU

54.2 Billion Transistors 826 mm² Silicon

Cerebras Wafer Scale Engine (WSE)

The Most Powerful Processor for Al

400,000 Al-optimized cores

46,225 mm² silicon

1.2 trillion transistors


18 Gigabytes of On-chip Memory

9 PByte/s memory bandwidth

100 Pbit/s fabric bandwidth


TSMC 16nm process

- The CS WSE architecture is built for deep learning
- Al-optimized compute
 - Fully-programmable core, ML-optimized extensions
 - e.g. arithmetic, logical, load/store, branch
 - Dataflow architecture optimized for sparse, dynamic workloads
 - Higher performance and efficiency for sparse NN



 The CS WSE architecture is built for deep learning


- Al-optimized memory
 - Traditional memory architectures shared memory far from compute
 - The right answer is distributed, high performance, on-chip memory





 The CS WSE architecture is built for deep learning

- Al-optimized communication
 - High bandwidth, low latency cluster-scale networking on chip
 - Fully-configurable to user-specified topology



• Cerebras CS-2: Comparison with NVIDIA A100 GPU

| | Cerebras WSE-2 | A100 | Cerebras Advantage |
|---------------------|------------------------|---------------------|--------------------|
| Chip size | 46,225 mm ² | 826 mm ² | 56 X |
| Cores | 850,000 | 6,912 + 432 | 123 X |
| On chip memory | 40 Gigabytes | 40 Megabytes | 1,000 X |
| Memory bandwidth | 20 Petabytes/sec | 1,555 Gigabytes/sec | 12,862 X |
| Fabric bandwidth | 220 Petabits/sec | 600 Gigabytes/sec | 45,833 X |


Table 1. Overview of the magnitude of advancement made by the Cerebras WSE-2.



Software



Cerebras Software Stack handles graph compilation



- Extract Obtain graph representation of model from framework and express it in our intermediate form.
- Match Consult kernel library for kernels that implement portions of model.
- Place & Route Assign kernels to regions of fabric guided by graph connectivity and kernel performance functions.
- Link Create executable output that can be loaded and run by CS-1.

Program using familiar ML Frameworks

The user starts as usual by developing their ML model.

Cerebras integrates with popular ML Frameworks so researchers can write their models using familiar tools.







We have TensorFlow support today and are working on Pytorch

Model extraction from ML Framework -> LAIR

Cerebras LAIR (Linear Algebra Intermediate Representation) is the standard input into the Cerebras software stack.

We extract the explicit linear algebra graph representation of the model from the ML Framework and translate it into LAIR.






Hands-on Section on SambaNova and Cerebras



BERT (language model) on hands-on section

- Bidirectional Encoder Representations from Transformers (BERT) is a transformer-based machine learning technique for natural language processing (NLP) pre-training developed by Google.
- The original English-language BERT has two models:
 - (1) BERT_BASE: 12 encoders with 12 bidirectional selfattention heads;
 - (2) BERT_LARGE: 24 encoders with 16 bidirectional self-attention heads.



SambaNova

```
• 1. Login to sn:
ssh <u>ALCFUserID@sambanova.alcf.anl.gov</u>
ssh sm-01
• 2. SDK setup:
source /software/sambanova/envs/sn env.sh
• 3. Copy scripts:
Ср
/var/tmp/Additional/slurm/Models/ANL Acceptance RC1 11 5
/bert train-inf.sh ~/
• 4. Run scripts:
cd ~; ./bert train-inf.sh;
```

Cerebras

```
• 1. Login to CS-2:
ssh ALCFUserID@cerebras.alcf.anl.gov
ssh cs2-01-med1
• 2. SDK setup:
source /software/sambanova/envs/sn env.sh
• 3. Copy scripts:
cp -r /software/cerebras/model zoo ~/
cd modelzoo/transformers/tf/bert
modify data dir to
"/software/cerebras/dataset/bert large/msl128/" in
configs/params bert large ms1128.yaml
```

Cerebras

4. Run scripts: MODELDIR=model dir bert large msl128 \$ (hostname) rm -r \$MODELDIR time -p csrun cpu python run.py --mode=train -compile only --params configs/params bert large msl128.yaml --model dir \$MODELDIR --cs ip \$CS IP time -p csrun wse python run.py --mode=train --params configs/params bert large msl128.yaml --model dir \$MODELDIR --cs ip \$CS IP

