


# DEMUX

Demultiplexers:



$$y_0 = \overline{w_1} \cdot \overline{w_0} \cdot I$$


$$y_1 = \overline{w_1} \cdot w_0 \cdot I$$

$$y_2 = w_1 \cdot \overline{w_0} \cdot I$$

$$y_3 = w_1 \cdot w_0 \cdot I$$

w <sub>1</sub>	w <sub>0</sub>	y <sub>0</sub>	y <sub>1</sub>	y <sub>2</sub>	y <sub>3</sub>
0	0	I	0	0	0
0	1	0	I	0	0
1	0	0	0	I	0
1	1	0	0	0	I

Realizing Demultiplexer using a Decoder:




$$y_0 = \overline{w_1} \cdot \overline{w_0} \cdot E_n$$

$$y_1 = \overline{w_1} \cdot w_0 \cdot E_n$$

$$y_2 = w_1 \cdot \overline{w_0} \cdot E_n$$

$$y_3 = w_1 \cdot w_0 \cdot E_n$$



$$y_0 = \overline{w_1} \cdot \overline{w_0} \cdot I$$

$$y_1 = \overline{w_1} \cdot w_0 \cdot I$$

$$y_2 = w_1 \cdot \overline{w_0} \cdot I$$

$$y_3 = w_1 \cdot w_0 \cdot I$$

A <sub>2</sub> , B <sub>2</sub>	A <sub>1</sub> , B <sub>1</sub>	A <sub>0</sub> , B <sub>0</sub>	A > B	A < B	A = B
A <sub>2</sub> > B <sub>2</sub>	X	X	1		
A <sub>2</sub> < B <sub>2</sub>	X	X		1	
A <sub>2</sub> = B <sub>2</sub>	A <sub>1</sub> > B <sub>1</sub>	X	1		
A <sub>2</sub> = B <sub>2</sub>	A <sub>1</sub> < B <sub>1</sub>	X		1	
A <sub>2</sub> = B <sub>2</sub>	A <sub>1</sub> = B <sub>1</sub>	A <sub>0</sub> > B <sub>0</sub>	1		
A <sub>2</sub> = B <sub>2</sub>	A <sub>1</sub> = B <sub>1</sub>	A <sub>0</sub> < B <sub>0</sub>		1	
A <sub>2</sub> = B <sub>2</sub>	A <sub>1</sub> = B <sub>1</sub>	A <sub>0</sub> = B <sub>0</sub>			1

XNOR for A=B

A	B	f
0	0	I
0	1	0
1	0	0
1	1	I

$$\therefore f = (A_2 \odot B_2) \cdot (A_1 \odot B_1) \cdot (A_0 \odot B_0)$$

A > B


↳ A<sub>2</sub> > B<sub>2</sub> (OR) A<sub>2</sub> = B<sub>2</sub>, A<sub>1</sub> > B<sub>1</sub> (OR) A<sub>2</sub> = B<sub>2</sub>, A<sub>1</sub> = B<sub>1</sub>, A<sub>0</sub> > B<sub>0</sub>

$$f = (A_2 \cdot \overline{B_2}) + (A_2 \odot B_2) \cdot (A_1 \cdot \overline{B_1}) + (A_2 \odot B_2) \cdot (A_1 \odot B_1) \cdot (A_0 \cdot \overline{B_0})$$


A < B

A<sub>2</sub> < B<sub>2</sub> (OR) A<sub>2</sub> = B<sub>2</sub>, A<sub>1</sub> < B<sub>1</sub> (OR) A<sub>2</sub> = B<sub>2</sub>, A<sub>1</sub> = B<sub>1</sub>, A<sub>0</sub> < B<sub>0</sub>

$$f = (\overline{A_2} \cdot B_2) + (A_2 \odot B_2) \cdot (\overline{A_1} \cdot B_1) + (B_2 \odot A_2) \cdot (A_1 \odot B_1) \cdot (B_0 \cdot \overline{A_0})$$



# Sequential Circuits



combinational: present output depends only on present input


sequential: present output depends on present & previous input.

## Latch


### Structure



DC  $\rightarrow$  NOT gate  $\rightarrow$  NOT latch  
 $\downarrow$  NAND gate  $\rightarrow$  NAND latch  
 $\downarrow$  NOR gate  $\rightarrow$  NOR latch



### NOR latch



present output =  $Q_n$   
next output =  $Q_{n+1}$   
 $R \rightarrow DC \rightarrow Q_n$   
 $S \rightarrow DC \rightarrow Q_n$

A	B	C	D	Q <sub>n</sub>	Q <sub>n</sub> '
0	0			Q <sub>n</sub>	Q <sub>n</sub> '
0	1	1	0		
1	0	0	1		
1	1	0	0		

memory  
set  
reset  
FORBIDDEN



R	S	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0	0 { Q <sub>n</sub>
0	0	1	1
0	1	0	0 { Reset
0	1	1	0
1	0	0	1 { Set
1	0	1	1
1	1	0	forbidden
1	1	1	forbidden


### SR Latch

S	R	Q <sub>n+1</sub>
0	0	0
0	1	1
1	0	0
1	1	X

$$Q_{n+1} = S + \bar{R}Q_n$$


characteristic eq

### NAND Latch (active low SR latch)



S	R	Q <sub>n+1</sub>
0	0	forbidden
0	1	1 set
1	0	0 reset
1	1	Q <sub>n</sub> memory

### Active High SR latch




$\sim$  NAND latch w/inverted input

$S' \rightarrow DC - Q_n$   
 $R' \rightarrow DC - Q_n'$

**Latch** → Asynchronous circuit (w/out time, w/out clock)

**Clocked Latch** → synchronous circuit (flip flop {FF})

CLOCKED S-R latch




Clk	S	R	$Q_{n+1}$	
1	0	0	$Q_n$	memory
1	0	1	0	reset
1	1	0	1	set
1	1	1	X	forbidden
0	X	X	$Q_n$	memory

S	R	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>
0	0	0	1	0	0	0
1	1	1	1	X	X	X


Clk = 1

$$Q_{n+1} = S + \bar{R} Q_n \quad \{ \text{Clk} = 1 \}$$



$$Q_{n+1} = Q_n \quad \{ \text{Clk} = 0 \}$$



Clk	S	R	$Q_n$	$Q_{n+1}$
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	X
1	1	1	1	X
0	X	X	0	0
0	X	X	1	1





$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0



S	R	$\overline{\text{Preset}}$	$\overline{\text{Clear}}$	F/F operation
X	X	0	0	FORBIDDEN
X	X	1	1	$Q=1, \text{FF set}$
X	X	1	0	$Q=0, \text{FF clear}$
S	R	1	1	Normal FF operation


## J-K F/F



$$Q_{n+1} \mid_{S=R} = S + \bar{R} Q_n$$

$$\begin{aligned} Q_{n+1} &= J \bar{Q}_n + (K Q_n)^* Q_n \\ &= J \bar{Q}_n + (K' + Q_n) Q_n \end{aligned}$$

$$Q_{n+1} = J \bar{Q}_n + K' Q_n$$




Race around problem: in level triggered clock JK ff.


Excitation table

$Q_n$	$Q_{n+1}$	$J$	$K$
0 0	0 x		
0 1	1 x		
1 0	x 1		
1 1	x 0		

$clk$	$J$	$K$	$Q_{n+1}$
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	$\bar{Q}_n$
0	X	X	$Q_n$






TOGGLE






$clk$	$J$	$K$	$Q_n$	$Q_{n+1}$
1	1	1	0	1, 0, 1, 0, ...
1	1	1	1	0, 1, 0, 1, ...

EXPLANATION












+ve edge triggered clock/  
rising edge clock



-ve edge triggered  
clock





Master-slave J-K/FF works as a -ve edge trigger FF



for const input in SR, edge & level have no diff


D/latch if clk (level)

D/FF if clk (edge)



# T F/F

Toggle flip flop



$$J = K = T$$

$$Q_{n+1} = J \bar{Q}_n + \bar{K} Q_n$$

$$Q_{n+1} = T \oplus Q_n$$

$$Q_{n+1} \oplus Q_n = T$$




$$Q_{n+1}|_{SR} = S + \bar{R} Q_n$$

$$Q_{n+1}|_{JK} = J \bar{Q}_n + \bar{K} Q_n \rightarrow$$

$$Q_{n+1}|_D = D \quad \rightarrow \text{to construct Register (memory element)}$$

$$Q_{n+1}|_T = T \oplus Q_n \quad \rightarrow \text{to implement counters}$$

frequency divide by  $2^n$



Design one FF using another

▷ F/F available

→ implement  $J/K$



$$D = f(J, K, Q_n)$$

$$\begin{aligned} Q_{n+1} &= J \bar{Q}_n + \bar{K} Q_n \\ S_{n+1} &= D \end{aligned}$$

$$D = J \bar{Q}_n + \bar{K} Q_n$$

	Q <sub>n</sub>	00	01	11	10
0	0	0	0	0	0
1	0	0	0	0	0

$$D = (J + Q_n) \cdot (\bar{K} + \bar{Q}_n)$$

→ implement  $T$

$$D = T \oplus Q_n$$

→ implement SR


$$D = S + R Q_n$$

can't implement

SR: 11 are shown  
value-in approach.

$T \rightarrow D$

$Q_n$	$D$	$Q_{n+1}$	$T = Q_n \oplus D$
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0



$SR \rightarrow JK$

available: SR

required: JK

$Q_n$	$J$	$K$	$Q_{n+1}$	$S$	$R$
0	0	0	0	0	X
0	0	1	0	X	X
0	1	0	0	X	X
0	1	1	1	0	0
1	0	0	1	X	0
1	0	1	0	0	1
1	1	0	X	0	X
1	1	1	0	0	1

$Q_n$	$Q_{n+1}$	$S$	$R$
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0


$Q_n$	$J$	$K$	$Q_{n+1}$	$S$
0	0	0	1	1
1	X	0	0	X
0	X	0	0	X
1	0	1	1	0

$Q_n$	$K$	$Q_{n+1}$	$R$
0	00	01	10
1	X0	00	10
0	X0	00	00
1	01	11	00

(S)  $S = \overline{Q_n} J$

(R)  $R = Q_n K$



$\rightarrow 4\text{F/F} : 4\text{-D/FF}$

Register: 4 bit Register


1F/F: store 1 bit binary info

: 1 bit memory, bistable multivibrator

monostable

astable

bistable



$$M1 \quad Q_3 Q_2 Q_1 Q_0 = \times \times \times \times$$

$$\text{preset en} = 0$$

$$\text{pull } D_3 D_2 D_1 D_0 = 1111$$

apply CLK

$$Q_3 Q_2 Q_1 Q_0 = 1111$$

$$M2 \quad \text{initial } Q_3 Q_2 Q_1 Q_0 = 0000 \text{ (clr)}$$


$$D_3 D_2 D_1 D_0 = \times \times \times \times$$

$$I_3 I_2 I_1 I_0 = 1111$$


$$\text{clear en} = 1111$$

$$Q_3 Q_2 Q_1 Q_0 = 1111$$

Shift Register  $\rightarrow$  left  
 $\rightarrow$  right



$\rightarrow$  L to R, shift right register



shift register

$\rightarrow$  /cl in //cl out

$\rightarrow$  //cl in serial out

$\rightarrow$  serial in //cl out

$\rightarrow$  serial in serial out



parallel in, parallel out  
Register

$$D_3 D_2 D_1 D_0 = 1111 \\ \text{then apply clock} \\ \rightarrow Q_3 Q_2 Q_1 Q_0 = 1111$$

$\downarrow$  stored until we give clock again



$$M1 \quad Q_3 Q_2 Q_1 Q_0 = \times \times \times \times$$


$$D_3 D_2 D_1 D_0 = \times \times \times \times$$

$$I_3 I_2 I_1 I_0 = 1111$$

$$\text{clear en} = 1111$$

$$Q_3 Q_2 Q_1 Q_0 = 1111$$

parallel out  
Synchronous.



① parallel in, parallel out {0 clock is needed}

clear  $Q_3 Q_2 Q_1 Q_0 = 0000$   
input data @  $I_{Q2} I_{Q1} I_{Q0} = 1010$

② parallel in, serial out {n-1 clock is needed for n bit}

for output, only  $Q_3$  can be accessed

$Q_3 Q_2 Q_1 Q_0 = 1010$

clk 1	101x
2	10x*
3	1x*x

③ serial in, // out {n clock needed}

1110  
 $Q_3 Q_2 Q_1 Q_0$

initial  $Q_3 Q_2 Q_1 Q_0$   
x x \* x

Put  $D_0=1$ ,  $clk=1$

1 x x x

$D_1=1$ ,  $clk=2$

1 1 x x


$D_2=1$ ,  $clk=3$

1 1 1 x

$D_3=1$ ,  $clk=4$


0 1 1 1

④ serial in, serial out {n+n-1 clocks}



## Application of shift register

- ① for parallel to serial data conversion
- ② for serial to parallel data conversion
- ③ used to multiply w/  $2^n$  {Shift Left Register}
- ④ used to divide w/  $2^n$  {Shift Right Register}
- ⑤ its a ring counter



serial output & input connected.

2-bit ring

00, 01, 10, 11

	$Q_1$	$Q_0$		$Q_1$	$Q_0$	
start	0	0		start	0	
clk1	0	0		clk1	1	0
only one state				clk2	0	1
			2 diff states			
start	1	1				
clk1	1	1				


cannot be detected from all bits same

{ MAX possible count by  
n-bit ring counter  
→ n }


max possible no of used states =  $2^n$ .

## Johnson Counter (twisted ring counter) / (switchtail)


↪ shift register application




	$Q_1$	$Q_0$
initial	0	0
clk 1	1	0
2	1	1
3	0	1
4	0	0




### FREQUENCY DIVIDER



### N-BIT ADDER USING SHIFT REGISTERS



## Shift Register as synchronous counter



	$Q_3$	$Q_2$	$Q_1$	$Q_0$
initial	1	1	1	1
clk 1:	1	1	1	1

Synchronous: provided to only one F/F (LSB)

Counters ( $\uparrow$  F/F) → Asynchronous: simultaneously provided to all FF

→ Driven by clock signal, used to count no. of clock cycles. Also known as freq. divider circuit

$$f_{op} = \frac{f_{clk}}{N}$$

any integer value




ASYNCHRONOUS Serial/Ripple



SYNCHRONOUS Parallel

UP → Start of  
0000  
1111


ASYNCHRONOUS






$$f_{op} = \frac{f_{clk}}{4}$$

$Q_1$	$Q_0$
0	0
0	1
1	0
1	1


$$f_{op} = \frac{f_{clk}}{\text{no. of o/p states}}$$





### MOD-N counter

mod-5.  $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4$




$f_{CLK} \geq PD\text{ of all the FF} = n \times PD\text{ of any one FF}$

$f_{CLK/\min} = PD\text{ of all FF}$

$$f_{CLK} \leq \frac{1}{PD\text{ of all the FF}}$$


$$f_{CLK/\max} = \frac{1}{n \times PD\text{ of any FF}}$$

$7 \rightarrow 6 \rightarrow 5 \rightarrow 4 \rightarrow 3 \rightarrow 2$




$$f_{Q_2} = f_{Q_1} = f_{Q_0} = \frac{f_{CLK}}{5}$$

diff waveform



# Synchronous Counter



$0 \rightarrow 1 \rightarrow 2 \rightarrow 3$



$Q_1$	$Q_0$	$Q_1^+$	$Q_0^+$	$T_1$	$T_0$
0	0	0	1	0	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	0	0	1	1

$$T_0 = 1$$


$$T_1 = Q_0$$




Active low clear  $\rightarrow D = \text{clr} \text{ AND } D_{in}$   
 Active high clear  $\rightarrow D = \overline{\text{clr}} \text{ AND } D_{in}$   
 Active high preset  $\rightarrow D = \text{pst} \text{ OR } D_{in}$   
 Active low preset  $\rightarrow D = \overline{\text{pst}} \text{ OR } D_{in}$

## VARIABLE LENGTH SYNCHRONOUS 3-BIT COUNTER


→ Initially, we design a 3-bit UP counter with memory :



DC Page 14




Load Counter  
 Mod5  
 Mod6  
 Mod7  
 Mod8



## LIMING DELAY

→  $t_{\text{setup}}$ : Time taken for final output to see a change after the active clock edge is called ( $t_{\text{d}} - t_{\text{w}}$ )



\*  $t_{\text{w}} \approx \text{Propagation delay of Slave Latch } (T_s)$


→  $t_{\text{hold}}$ : Time for which  $D_m$  must remain high before active clock edge of slave latch (i.e.  $Q_m$  should be stable before slave's active clock edge)

e.g. For same Master-Slave FF above,



\*  $t_{\text{hold}} \geq \text{Propagation delay of master latch } (T_m)$

\* If input changes in the time period before setup, the output of slave latch is unpredictable


i.e. output could be of this value or previous value of input





→  $t_{\text{hold}}$ : When the clock signal switches value (for active edge), due to the rise time, there is a delay for the clock to change value; during this time, input must remain constant to avoid ambiguous output (current|prev value)



## Clock DISTRIBUTION





\* This time constraint ensures before  $t_{hold}$  is up, the output of the first FF reaches the 2nd FF.

\* But this also limits the value of the frequency of the circuit  $\Rightarrow$  circuit can only operate at certain speed.

The delay seen in the change of output at 1<sup>st</sup> FF and propagation of output to input of 2<sup>nd</sup> FF through combinational circuit is due to non zero  $t_{clock}$   $\approx t_{max}$ .

If  $t_{hold} = t_{max} = 0$  then the value of  $D_2$  can change in the setup hold window, thus causing an unstable output.


To overcome this scenario,  $t_{clock} + t_{max} \geq t_{hold} + t_{skew}$

To incorporate clock delay


Minimum logic delay constraint

## FREQUENCY DIVISION

→ To build a frequency divider by n, use a mod-n counter similar to how Johnson counter was dividing frequency by 6.




$\rightarrow f/3$  with Duty Cycle = 50%




\* This divider with 50% duty cycle can also be generated using one Mod-3 counter & a DFF (earlier we required 4 DFFs, now only 3 DFFs)

\* Output of Mod-3 counter can be fed to DFF with opposite active edge, thus producing same waveform as Q1D in above timing diagram.




\* Similarly frequency divider & phase shift can be created for any desired values by using Mod-n counters & taking combinations of input values.






## Mod 5

$Q_2$	$Q_1$	$Q_0$
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0



**Mealey & Moore**  
o/p function of Present state only (PS)



## MEALEY

