INDRAPRASTHA INSTITUTE OF INFORMATION TWCHNOLOGY DELHI QUIZ 2

ECE 111 DIGITAL CIRCUITS

Date: March 7, 2022. Max. Marks: 10

ANSWER ALL QUESTIONS

1. Figure 1 shows the symbol of 74154 4 to 16 decoder. Using this decoder, give the logic circuit realization for the following logic functions using 74154 and minimum number of logic gates.

$$\begin{split} f_1(W,X,Y,Z) &= \sum m(1,9,12,15) \\ f_2(W,X,Y,Z) &= \sum m(0,1,2,3,4,5,7,8,10,11,12,13,14,15) \end{split}$$




Figure 1

ANS:


We have
$$f_1 = A'B'C'D + A'B'C'D' + A'BC'D' + AB'C'D' = \overline{m_1 + \overline{m_9} + \overline{m_{12}} + \overline{m_{15}}}$$
 and 1.5 marks

 $f_2 = \overline{m}_6 + \overline{m}_9$

marks

For any other minimised expression one mark each.


The realisation is shown below:




2 Marks

2. Realise logic function $F = \sum (2, 3, 6, 7, 12, 13, 14, 15, 18, 19, 21, 23, 26, 27, 29, 31)$ using minimum number of two inputs 2:1 MUX.


ANS:





2 Mark

F = A [CE + C'D] + A'[BC + B'D] By using Karnaugh map. The realization is shown below.



2 Marks