

Chapter 10 Diodes (二極體)

10.1 Basic Diode Concept




- •當二極體正極與負極間給一 $V_D>0$,稱為順向偏壓 (forward bias.)
- •當二極體正極與負極間給一 V_D <O,稱為反向偏壓 (reverse bias.)



本質半導體 (intrinsic semiconductor)

溫度越高,被熱能釋放出來的電子和電洞的數量也越多。因此,本質半導體的導電

生遂因溫度的升高而增大




IIB	IIIA	IVA	VA	VIA
	В	C 碳	 N 氮	0 氧
	Al鋁	Si 矽	P 磷	S 硫
Zn 鋅	Ga 鎵	Ge 鍺	As 砷	Se 硬
Cd 鎘	In 銦		Sb 銻	Te 碃
Hg 汞				

四價原子

非本質半導體(extrinsic semiconductor)

n-type




四價原子掺雜 (doping)五價原子

IIB	IIIA	IVA	VA	VIA
1. 27917	В	C 碳	N 氮	O
	Al鋁	Si 矽	P 磷	S 硫
Zn 鋅	Ga 鎵	Ge 鍺	As 荷	Se 硒
Cd 鎘	In 銦		Sb 銻	Te 桥
Hg 汞				

具帶負電荷的 自由電子(由所 掺雜的五價原 子提供)

非本質半導體(extrinsic semiconductor)

p-type



四價原子掺雜 (doping)三價原子


IIB	IIIA	IVA	VA	VIA
	В	C 碳	 N 氮	0 氧
	Al鋁	Si 矽	P 磷	S 硫
Zn 鋅	Ga 鎵	Ge 鍺	As 砷	Se 硒
Cd 鎘	In 銦		Sb 銻	Te 碲
Hg 汞		1 118 125		


具帶正電荷的 自由電洞(由所 掺雜的三價原 子提供)

Doping

- 摻雜(Doping)
 - 将定量雜質加入純質半導體中,就可大幅提升矽與 鍺的導電性
 - 摻有雜質的半導體有兩種
 - N型: 加入五價的雜質原子, 砷(As), 磷(P), 鉍(Bi), 绨(Sb)等
 - P型:加入三價的雜質原子, 硼(B), 銦(In), 鎵(Ga) 等


PN Junction (PN 接面)





PN Junction (PN 接面)


Electric-field barrier




每一個擴散通過接面而與電洞結合的電子,就會在**n**型 區留下一個正電荷,並且在**p**型區產生一個負電荷,這 樣就形成障壁電壓。這種現象會一直持續,直到產生的 障壁電壓大到能夠排斥進一步的擴散作用為止。


PN Junction (PN 接面)

- •Electric-filed barrier (電場屏障,P端低,N端高)使得N端自由電子無法到達P端,P端自由電洞無法到達N端。此接面稱為Depletion region (空乏區)。
- ·當V_D>electric-field barrier(順向偏壓, forward-bias)
- ,則二極體導通,電子(N端)與電洞(P端)向另一端流動。
- •當二極體正V_D < O(反向偏壓),則增強electric-filed barrier,更不導通。(reverse-bias)






Shockley Equation



$$i_D = I_s \left[\exp\left(\frac{v_D}{nV_T}\right) - 1 \right]$$



 I_s : (reverse) saturation current ((反向)飽和電流)

$$V_T = \frac{kT}{q} \cong 0.026 \text{V(at } 300^{\circ} \text{K)}$$
: Termal voltage (熱電位)

$$k = 1.38 \times 10^{-23} (J/K)$$
波茲曼常數

$$q = 1.6 \times 10^{-19}$$
C

n: ideality factor, 理想因子 1≤n ≤2

在順向偏壓下,指數項為正指數 特性;

在逆向偏壓下, VD為負值,

 i_D 將逼近- I_S

二極體完整I-V曲線





Figure 10.2 Volt–ampere characteristic for a typical small-signal silicon diode at a temperature of 300 K. Notice the change of scale for negative current and voltage.


Zener Diodes (齊納二極體)

Diodes that are intended to operate in the breakdown region (崩潰區) are called **Zener diodes**. 其在正向偏壓時與一般diode 一樣。





10.2 LOAD-LINE ANALYSIS OF DIODE CIRCUITS



KVL

$$V_{SS} = Ri_D + v_D$$

Diode I-V equation

$$i_D = I_s \left[\exp\left(\frac{v_D}{nV_T}\right) - 1 \right]$$

- •兩條方程式,可解兩個未知數 $i_D \& v_D$ 。
- ·將兩條方程式畫在同一張I-V圖上,交點即是解。
- •此成為負載線分析法(load-line analysis)。




Figure 10.6 Load-line analysis of the circuit of Figure 10.5.

Example 10.1 & 10.2 Load line analysis

$$\begin{array}{c|cccc}
R \\
\hline
+ \\
\hline
- \\
V_{SS} & i_D & v_D \\
\hline
- \\
\end{array}$$

$$V_{ss}=2$$
 V, R=1 k Ω . (load line 1)

$$V_{ss}=10 \text{ V}, R=10 \text{ k}\Omega. \text{ (load line 2)}$$

Find the diode voltage and current at the operating point.




Figure 10.7 Load-line analysis for Examples 10.1 and 10.2.

Exercise 10.3

 $V_{ss}=2$ V, R=100 Ω .

Find the diode voltage and current at the operating point.





Figure 10.8 Diode characteristic for Exercise 10.3.

10-3 ZENER-DIODE VOLTAGE-REGULATOR CIRCUITS

A voltage regulator (穩壓) circuit provides a nearly constant voltage to a load from a variable source.



Example 10.3

R=1 k
$$\Omega$$
, V_{ss}=15 V. (load line 1)
$$V_{SS} + Ri_D + v_D = 0$$
 R=1 k Ω , V_{ss}=20 V. (load line 2)

Find the diode voltage and current at the operating point.






Figure 10.10 See Example 10.3.

Load-Line Analysis of Complex Circuits

一個電路包含two-terminal 非線性元件(如 diode),首先將線性元件部分以戴維寧等效電 路簡化後,再利用load-line analysis 求解。




(a) Original circuit



(b) Simplified circuit


Example 10.4

 V_{ss} =24 V, R=1.2 k Ω , R_L=6 k Ω . Find v_L and I_s .




(a) Regulator circuit with load

1. 將線元件與非線性元件分離



2. Thévenin



Open-loop voltage


$$V_T = V_{SS} \frac{R_L}{R + R_L} = 20V$$

Zeroing to find the Thévenin resistance

$$R_T = \frac{RR_L}{R + R_L} = 1k\Omega$$

3. Load-line analysis

$$V_T + R_T i_D + v_D = 0$$



Load-line will pass

$$(v_D = -v_T = -20\text{V}, i_D = 0\text{mA})$$

$$(v_D = 0V, i_D = -\frac{V_T}{R_T} = -20\text{mA})$$



$$V_L = -v_{DQ} = 10.0V$$

$$I_s = \frac{V_{ss} - v_L}{R} = 11.67 \text{mA}$$





Figure 10.13 Zener-diode characteristic for Example 10.4 and Exercise 10.4.

10.4 IDEAL-DIODE MODEL

The ideal diode acts as a short circuit for forward currents and as an open circuit with reverse voltage applied.




Assumed States for Analysis of Ideal-Diode Circuits


- **1.** Assume a state for each diode, either on (i.e., a short circuit) or off (i.e., an open circuit). For *n* diodes there are 2ⁿ possible combinations of diode states.
- 2. Analyze the circuit to determine the current through the diodes assumed to be on and the voltage across the diodes assumed to be off.

- 3. Check to see if the result is consistent with the assumed state for each diode. Current must flow in the forward direction for diodes assumed to be on. Furthermore, the voltage across the diodes assumed to be off must be positive at the cathode (i.e., reverse bias).
- **4.** If the results are consistent with the assumed states, the analysis is finished. Otherwise, return to step 1 and choose a different combination of diode states.

Example 10.5 Using ideal-diode model to analyze the circuit. Assuming that D_1 is off and D_2 is on.



1. Assume D1 is off and D2 is on



(b) Equivalent circuit assuming D_1 off and D_2 on (since $v_{D1} = +7$ V, this assumption is not correct)


$$i_{D2} = \frac{3}{6k} = 0.5 \text{mA}$$

D2 on is correct.


$$v_{D1} = 10 - 3 = 7V$$

D1 off is NOT correct.

2. Assume D1 is on and D2 is off



(c) Equivalent circuit assuming D_1 on and D_2 off (this is the correct assumption since i_{D1} turns out to be a positive value and v_{D2} turns out negative)



$$i_{D1} = \frac{10}{(6+4)k} = 1$$
mA


D1 on is correct.

$$6 = -v_{D2} + 3$$
$$v_{D2} = -3V$$

D2 off is correct.

10.5 PIECEWISE-LINEAR DIODE MODELS

一個定電壓與電阻串接,其電壓電流關係式為



PIECEWISE-LINEAR DIODE MODELS






Figure 10.19 Piecewise-linear models for the diode of Example 10.6.

Example 10.7



- 1. 3V> 0.6V(turn on voltage of the diode), assume the diode is forward bias.
- 2. The equivalent circuit



(b) Circuit with diode modeled by the equivalent circuit for the forward-bias region

SIMPLE PIECEWISE-LINEAR DIODE MODELS




Figure 10.23 Simple piecewise-linear equivalent for the diode.

10.6 Rectifier Circuits (整流器)

Half-wave rectifier (半波整流器)

只有 $v_s(t)>0$ 才有輸出(or $v_s(t)<0$ 時 $v_o(t)=0$)




Figure 10.24 Half-wave rectifier with resistive load.

Battery-Charging Circuit

- 只有 $v_s(t)>V_B$ (battery 電壓)有電流輸出充電
- 當 $v_s(t) < V_B$, diode off, 避免電池放電




Figure 10.25 Half-wave rectifier used to charge a battery.

Half-Wave Rectifier (半波整流) with Smoothing Capacitor




Figure 10.26 Half-wave rectifier with smoothing capacitor.

Full-Wave Rectifier (全波整流)




Figure 10.27 Full-wave rectifier.





Figure 10.28 Diode-bridge full-wave rectifier.



10.7 Wave-Shaping Circuits


Clipper Circuits

剪波器


•當 v_{in} >6V, DA on, DB off.

•當V_{in}<-9V, DA off, DB on.

•當-9V< v_{in} <6V,DA&DB off.




(a) Circuit diagram



10.8 LINEAR SMALL-SIGNAL EQUIVALENT CIRCUITS

- •分析在靜態操作點(quiescent point, Q point)上,電壓微幅改變(small signal)時,電流的變化。
- •The small-signal equivalent circuit for a diode is a resistance.



$$r_d \cong \left[\left(\frac{di_D}{dv_D} \right)_Q \right]^{-1} = ?$$

$$i_D = I_S \left[\exp \left(\frac{v_D}{nV_T} \right) - 1 \right]$$
 (Shockley Equation)

$$\frac{di_D}{dv_D} = I_S \frac{1}{nV_T} \exp\left(\frac{v_D}{nV_T}\right)$$

At Q-point $v_D = v_{DQ}$

$$\left(\frac{di_D}{dv_D}\right)_Q = I_S \frac{1}{nV_T} \exp\left(\frac{v_{DQ}}{nV_T}\right)$$

At $v_D = v_{DQ}$, determine i_{DQ}

$$I_{DQ} \cong I_S \exp\left(\frac{v_{DQ}}{nV_T}\right)$$
 (將 $v_D = v_{DQ}$ 代入Shockley Equation, 且忽略-1 項)



$$\left(\frac{di_D}{dv_D}\right)_O = I_S \frac{1}{nV_T} \exp\left(\frac{v_{DQ}}{nV_T}\right) = \frac{I_{DQ}}{nV_T}$$

$$r_d = \frac{nV_T}{I_{DQ}}$$

- $\bullet I_{DQ}$ 越大,斜率 $(1/r_d)$ 越大, r_d 越小
- 假設固定 $ac\ voltage\ v_d$,Q點越高 $(v_D$ 越大), $ac\ current\ i_d$ 越大




Figure 10.38 As the Q point moves higher, a fixed-amplitude ac voltage produces an ac current of larger amplitude.




Figure 10.39 Illustration of diode currents.

Notation for Currents and Voltages in Electronic Circuits

- v_D and i_D represent the total instantaneous diode voltage and current. At times, we may wish to emphasize the timevarying nature of these quantities, and then we use $v_D(t)$ and $i_D(t)$
- V_{DQ} and I_{DQ} represent the dc diode current and voltage at the quiescent point.

• v_d and i_d represent the (small) ac signals. If we wish to emphasize their time varying nature, we use $v_d(t)$ and $i_d(t)$.