die vield is 50%. It is 90%; only the Lan the cost (excit Contracts Coldin

(4%)

## Computer Organization & Assembly Language Midterm Exam - 2008/11/12 0/2 Dept. of Engineering Science, National Cheng Kung University 1. Answer "True" or "False" to the following statements. Memory space is a major constraint for executing computer programs in early years. A single instruction in assembly language may map to one or more operations in machine codes. In a processor, the control unit is responsible for decoding an instruction while the datapath, unit is responsible for executing an instruction. Moore's law indicates that the number of transistors in a processor grows execute. linearly as time advances. The "shamt" field is not used by the add instruction but is used by the lw instruction. The nor instruction can help on performing the logical NOT operation. For the stack in MIPS, a data element located at a higher address can be read before a data element located at a lower address is read. Wower to be veal. The data stored in \$t0~\$t9 is never preserved during procedure calls. Writing codes in assembly language usually results in a better efficiency of developing time. # hah-level (10) When representing a negative number, the MSB is used as the sign bit. (11) When performing the binary multiplication operation for computers, it may not be necessary to add the Multiplicand to the Product in all iterations. When performing the binary division operation for computers, it may not be necessary to subtract the Divisor from the Remainder in all iterations. 2. Spell out the full names of the following abbreviations. (2) JVM Java Virtual Machine (3) ALU Shithmetic Logic Duit

relocation information - symbol table 4.) What kind of instructions is supported by PC-relative addressing? Explain in detail how PC-relative addressing works.

3. What are the two most important parts in an object file for further linking process?

PC relative instruction & branching instructions 7 PC = register (PC+4) + branch address

the tetail price to be sold to

stab = base address

Ital = array fize, value = 15

The following two versions of assembly language codes perform the same task of clearing contents in an integer array. Note that \$a0 stores the base address of this array and \$a1 stores the array size whose value is 15.

A. array version

\[
\sqrt{move \$t0, \$zero}
\]

\[
\text{Dmove \$t0, \$zero}
\]

\[
\text{Dmove \$t0, \$\$\frac{1}{2}\$ \text{Dmove \$t0, \$\$\frac{1}{2}\$ \text{Dmove \$t0, \$\$\frac{1}{2}\$ \text{add \$\$\frac{1}{2}\$, \$\frac{1}{2}\$ \text{add \$\$\frac{1}{2}\$, \$\frac{1}{2}\$, \$\frac{1}{2}\$ \text{add \$\$\frac{1}{2}\$, \$\frac{1}{2}\$, \$\frac{1}{2}\$ \text{add \$\frac{1}{2}\$, \$\frac{1}{2}\$, \$\frac{1}{2}\$, \$\frac{1}{2}\$ \text{add \$\frac{1}{2}\$, \$\frac{1}{2}\$, \$\frac{1}{2}\$, \$\frac{1}{

B. pointer version		
	ove \$t0,	
100p2: s	w \$zero	o, 0(\$t0)—(4)
	ddi \$t0,	
V s	11 \$t1,	\$a1, 2 — (Z)
V a	dd \$t2,	\$a0; \$t1(3)
S	lt \$t3,	\$to, \$t2 —(6)
b	ne \$t3,	\$zero, loop2
		7

(1) Which instruction (in both versions) is a pseudoinstruction? What is the equivalent (1) Which instruction for the pointer version? (6%) move \$to, \$00 and \$to, \$200, \$00 (2) How many instructions would be executed in the array version and the pointer

many instructions would be executed then? (6%)

They're loop 6. Add  $-4.63_{\text{ten}} \times 10^4$  to  $-5.96_{\text{ten}} \times 10^3$ , assuming that you have only three significant instruction digits, first with guard and round digits and then without them. (6%)

丹葵羹

7. Show the IEEE 754 binary representation for the floating-point number -4.875<sub>ten</sub> and 1/6<sub>ten</sub> in single precision, respectively. (8%)

8. Explain why there is a trade-off between precision and range when representing a floating point number in computer arithmetic? (4%)

9. When using the IEEE 754 format, what is the meaning of overflow and underflow, respectively? (4%)

10. Explain the difference between the computer arithmetic and the paper-and-pencil arithmetic. (4%)