## Computer Organization & Assembly Language

## Midterm Exam - 2019/11/14

Dept. of Engineering Science, National Cheng Kung University

- 1. Answer "True" or "False" to the following statements. (30%)
  - (A) A single instruction in assembly language may map to one or more operations in machine codes.
  - (B) The yield decreases as there are more and more defects on the wafer.
  - (C) The performance of an antilock brake system can be evaluated in terms of the real-time constraint.
  - (D) Benchmark refers to programs used to measure performance.
  - (E) When representing a negative number, the MSB is used as the sign bit.
  - (F) The "shamt" field is not used by the add instruction but is used by the sw instruction.
  - (G) J-format (or J-type) instructions support conditional branching.
  - (H) The data stored in \$t0~\$t9 are never preserved during procedure calls.
  - (I) The stack in MIPS grows from lower address to higher address.
  - (J) The nor instruction can help on performing the logical NOT operation.
- 2. Suppose die area is 0.4 cm<sup>2</sup> and there are 4 defects per cm<sup>2</sup>. Calculate the yield. Then calculate the yield if defects per area can be cut in half. Note that the answers should be in the form of xx.xx%. (8%)

$$Yield = \frac{1}{\left(1 + DefectsPerArea \bullet \frac{DieArea}{2}\right)^2}$$

- 3. Computer A has an overall CPI of 1.3 and can be run at a clock rate of 600MHz. Computer B has a CPI of 2.5 and can be run at a clock rate of 750MHz. We have a particular program we wish to run. When compiled for computer A, this program has exactly 100,000 instructions. How many instructions would the program need to have when compiled for Computer B, in order for the two computers to have exactly the same execution time for this program? (4%)
- **4.** Assume for a given processor the CPI of arithmetic instructions is 1, the CPI of load/store instructions is 10, and the CPI of branch instructions is 3. Assume a program has the following instruction breakdowns: 500 million arithmetic instructions, 300 million load/store instructions, 100 million branch instructions.
  - (A) Suppose that new, more powerful arithmetic instructions are added to the instruction set. On average, through the use of these more powerful arithmetic instructions, we can reduce the number of arithmetic instructions needed to execute a program by 25%, and the cost of increasing the clock cycle time by only 10%. Is this a good design choice? Why? (6%)
  - (B) Suppose that we find a way to double the performance of arithmetic instructions. What is the overall speedup of our machine? What if we find a way to improve the performance of arithmetic instructions by 10 times? (4%)

- 5. What kind of instructions is supported by PC-relative addressing? Explain in detail how PC-relative addressing works. (8%)
- 6. Compile the following C program into MIPS instructions. Assume that the usage of registers is specified as (f: \$50). (12%)

7. Execute the following MIPS code fragments, showing the changes that occur in the register file and in memory. You only need to show the changes. (12%)

(A)											
	addi	\$19,	\$0,	0x20			BEFORE	AFTER	Memory	BEFORE	AFTER
	lw	\$17	0x0	04 (\$19)		Registers			0::20	0x22	
	T W					\$16	0x10	×	0x20		×
	add	\$20,	\$19	9, \$16		S17	0x14		0x24	0X30	×
	sw	\$20	0~0	08 (\$19)		\$18	0x16	×	0x28	0x40	
	SW	<b>γ20</b> ,	UA	00 (910)		\$19	0x28		0x2C	0x50	×
(D)									020	0x60	10.00
(D)						\$20	0x1234		0x30	0.000	X
(B)	addi	\$1.	\$0.	0×20		-	Ox1234 BEFORE	AFTER	Memory	BEFORE	AFTER
(B)	addi			0x20		_		AFTER ×			
(B)	addi lw			0x20 4(\$3)		Registers	Before		Memory	BEFORE	AFTER
(B)		\$2,		1(\$3)	<	Registers \$0	Before 0x00		Memory 0x20	BEFORE 0x10	AFTER ×
(B)	lw add	\$2, \$0,	0x04 \$3,	1(\$3) \$1	<	Registers \$0 \$1	BEFORE 0x00 0x14		Memory 0x20 0x24	BEFORE 0X10 0X30	AFTER ×
	lw add bne	\$2, \$0, \$0,	0x04 \$3, \$1,	1(\$3)		Registers \$0 \$1 \$2	BEFORE 0x00 0x14 0x16	×	Memory 0x20 0x24 0x28	BEFORE 0X10 0X30 0X40	AFTER  ×  ×  ×

- - (A) What is the corresponding hexdecimal representation if it is an integer?
  - (B) What is the corresponding string if it is an ASCII string?
  - (C) What is the corresponding instruction if it is an MIPS instruction?
  - (D) Assume that  $$t0=$t1=$t2=$t3=23_{ten}$ and $s0=$s1=$s2=$s3=51_{ten}$. If the instruction decoded in (C) is then executed, which register is updated? What is the new value (in decimal) for this register?$

References:

	The same	ACON TOTAL	C. 15		C	C.	C.	111			and see
32	space	48	0	64	@	80	Р	96		112	р
33	1	49	1	65	A	81	Q	97	a	113	Q
34		50	2	66	В	82	R	98	b	114	r
35	#	51	3	67	С	83	S	99	С	115	3
36	\$	52	4	68	D	84	T	100	d	116	t
37	%	53	5	69	E	85	U	101	е	117	u
38	. &	54	6	70	F	86	٧	102	1	118	٧
39		55	7	71	G	87	W	103	g	119	w
40	-	56	8	72	Н	88	X	104	h	120	х
41	1	57	9	73	1	89	Y	105	i	121	у
42	•	58	:	74	J	90	Z	106	1	122	Z
43	+	59	:	75	К	91	1	107	k	123	-{
44		60	<	76	L	92	\	108	1	124	1
45		61	101	77	M	93	1	109	m	125	}
46		62	>	78	N	94	٨	110	n	126	~
47	,	63	7	79	0	95	-	111	0	127	DEL

instruction	format	op.	TS a	rt.	rd	shamt	funct	address
add	R	0	reg	reg	reg	0	32 <sub>ten</sub>	n.a.
sub	R	0	reg	reg	reg	0	34 <sub>ten</sub>	n.a.
addi	I	8 <sub>ten</sub>	reg	reg	n.a.	n.a.	n.a.	constant
lw	1	35 <sub>ten</sub>	reg	reg	n.a.	n.a.	n.a.	address
sw	I	43 <sub>ten</sub>	reg	reg	n.a.	n.a.	n.a.	address