Computer Organization & Assembly Language

Final Exam - 2010/1/15

Dept of Engineering Science, National Cheng Kung University

/	Dept. of Engineering Science, Italional Cases and Same
1.	Answer True or False to the following statements. (30%)
一世级) When designing the processor, the control signals RegRead and RegWrite are used for
- 11.	controlling the data access of register files. 毫無關連
下110	The Zero output of ALU is only used for conditional branch instructions.
00	In the single-cycle design, all control signals except the PCSrc can be set based on the
1 A	contents of the instruction to be executed.
7 - 1 C	Designing the control is more complicated than designing the datapath since it requires an understanding of how all the components in the processor operate.
- 11 0	E) In an instruction set like the 80x86, where instructions are not of the same length,
FH	pipelining is considerably easier.
三拉位	In a pipelined system, forwarding will eliminate the need of any stalls.
	G) The CPI value of an ideal pipeline processor is the same as that of a single-cycle
r. H	processor.
= 1 (H) Pipelining increases throughput and reduces individual instruction execution time.
FILE	1) Pipeline bubbles cause loss of performance since that a number of pipeline stages are left
一次	/ empty.
- 10	Data forwarding can help reducing the possible delay in control hazards.

For a single-cycle processor, assume the following latencies for logic blocks in the datapath:

data

17

SI

D-Mem. ALU Reg. Write Reg. Read I-Mem. 220ps 180ps 1000ps 500ps 220ps (A) What is the clock cycle time if the only type instructions we need to support are AL

500 +320 +180 +220 = 1120(15) (4%)instructions (i.e., add, and, ... etc)? (B) What is the clock cycle time if we only had to support 1w instructions?

(C) What is the clock cycle time if we must support add, beq, lw, and sw instructions? (4%)·2120 PS

For the remaining problems, assume that we use the above logic blocks in another pipelined processor. Also, assume that there are no pipeline stalls and that the breakdown of executed instructions is as follows:

beg

not

addi

add

J	25%	5%	5%	15%	35%	15%	
	(D) In what fraction of	all cycles is	the data men	mory used?	lwe (4%)	509 1900	
	(E) If we can improve	the latency	of one of th	ne given dat	tapath comp	onents by 20°	%, which
	component should	it be to optim	nize the ov	erall perform	mance? Wha	t is the speed	l-up from
	this improvement?	(6%)	12	學是多	(00)		1120
-	. 17-Mein	בי בן טטטו	80005	180.	180	>5	+ 0
	[561-] Tanl	1) >>0	200	15	TIO

How many clock cycles does it take for the following codes to be executed on a single-cycle processor? and on a pipelined processor (with forwarding enabled)? \$3, \$4, \$5 TIF ID Ex. MEM WB add SW add 4. Structural, data and control hazards typically required a processor pipeline to stall. For each of the following optimization techniques, state which pipeline hazard(s) it addresses. Note that some optimization techniques may address more than one hazard. (12%)(A) branch prediction control (B) instruction scheduling data (C) forwarding data (D) increasing availability of functional units (i.e., ALUs, adders, ... etc) 5. Consider the following sequence of actual outcomes for a single static branch where T means the branch is taken and N means the branch is not taken. Also, assume that this is the only branch in the program. (A) Assume that we try to predict this sequence with the 1-bit predictor (which is initialized to the N state). What is the predicted sequence? How many branches are mis-predicted? (6%)(B) How about using the 2-bit predictor (which is initialized to the T state)? 6. Consider a MIPS machine with a 5-stage pipeline with a cycle time of 10ns. Assume that you are executing a program where a fraction f of all instructions immediately follow a load upon which they are dependent (i.e., load-use hazard). With forwarding enabled, what is the total execution time for N instructions (in terms of f (6%)Consider a scenario where the MEM stage, along with its pipeline registers, needs 12ns. There are now two options: add another MEM stage so that there are MEM1 and MEM2 stages (but an extra stall is introduced for load-use hazards) increase the cycle time to 12ns so that the MEM stage fit within the new cycle time and the number of pipeline stages remain unaffected. For a program mix with the above characteristics, when is the first option better than the second? (Your answer should be based on the value of f.) (6 = (N-1) + (0) fxz /x 10 (N+4+ MX) 2ms.

(5+(W-1).+NF) x12