


2721

Lesson 2 after midterm

-1-



Symbol	Parameter	Min	Max	Unit
T_{AD}	Address output delay		4	nsec
T_{ML}	Address stable prior to $\overline{\text{MREQ}}$	2		nsec
T_M	$\overline{\text{MREQ}}$ delay from falling edge of Φ in T_1		3	nsec
T_{RL}	$\overline{\text{RD}}$ delay from falling edge of Φ in T_1		3	nsec
T_{DS}	Data setup time prior to falling edge of Φ	2		nsec
T_{MH}	$\overline{\text{MREQ}}$ delay from falling edge of Φ in T_3		3	nsec
T_{RH}	$\overline{\text{RD}}$ delay from falling edge of Φ in T_3		3	nsec
T_{DH}	Data hold time from negation of $\overline{\text{RD}}$	0		nsec


Also from text: ① $100\text{ MHz} \Rightarrow 10\text{ ns/cycle}$

② Memory takes 15 ns to produce data from when the address is stable

Earliest starting point for memory is

$$2\frac{1}{2} \text{ cycles} \times 10 \frac{\text{nsec}}{\text{cycle}} = 25 \text{ nsec}$$

data deadline -2- is always here @ T_{OS} nsec prior to some falling edge



data should be ready for cpu about here


Symbol	Parameter	Min	Max	Unit
T_{AD}	Address output delay		4	nsec
T_{ML}	Address stable prior to \overline{MREQ}	2		nsec
T_M	\overline{MREQ} delay from falling edge of Φ in T_1		3	nsec
T_{RL}	\overline{RD} delay from falling edge of Φ in T_1		3	nsec
T_{DS}	Data setup time prior to falling edge of Φ	2		nsec
T_{MH}	\overline{MREQ} delay from falling edge of Φ in T_3		3	nsec
T_{RH}	\overline{RD} delay from falling edge of Φ in T_3		3	nsec
T_{DH}	Data hold time from negation of \overline{RD}	0		nsec

(b)


Q] Will 15 nsec memory be fast enough to match this picture.

A] Yes: $25 \text{ nsec} - 4 \text{ nsec } T_{AD} - 2 \text{ nsec } T_{OS} = 19 \text{ nsec window}$

and our memory can do it in 15 nsec ✓



needs 9 nsec memory but since 15 > 9, memory tells cpu its data cannot be ready in T₂



only wait for whole # of cycles

memory tells cpu its data will NOT be ready T_{0S} nsec before T₂'s falling edge.

memory tells cpu its data will be ready in T₃

Symbol	Parameter	Min	Max	Unit
T _{AD}	Address output delay		4	nsec
T _{ML}	Address stable prior to MREQ	2		nsec
T _M	MREQ delay from falling edge of Φ in T ₁		3	nsec
T _{RL}	RD delay from falling edge of Φ in T ₁		3	nsec
T _{DS}	Data setup time prior to falling edge of Φ	2		nsec
T _{MH}	MREQ delay from falling edge of Φ in T ₃		3	nsec
T _{RH}	RD delay from falling edge of Φ in T ₃		3	nsec
T _{DH}	Data hold time from negation of RD	0		nsec

(b)

We could have bought 19 nsec memory instead of 15 nsec memory + it'd be just as fast.

14 nsec memory is a waste of money

A good investment would be 9 nsec memory

19 nsec - 10 nsec (one cycle) would let us finish T_{0S} nsec before T₂'s falling edge.

Q) How long does memory have to produce a word from an address, from when the address is stable:

bus frequency


is 50 MHz.

$T_{AO} = 6 \text{ nsec}$

$T_{DS} = 3 \text{ nsec.}$

(a) with one wait state

(b) with no wait state.




Symbol	Parameter	Min	Max	Unit
T_{AD}	Address output delay		4	nsec
T_{ML}	Address stable prior to \overline{MREQ}	2		nsec
T_M	\overline{MREQ} delay from falling edge of Φ in T_1		3	nsec
T_{RL}	\overline{RD} delay from falling edge of Φ in T_1		3	nsec
T_{DS}	Data setup time prior to falling edge of Φ	2		nsec
T_{MH}	\overline{MREQ} delay from falling edge of Φ in T_3		3	nsec
T_{RH}	\overline{RD} delay from falling edge of Φ in T_3		3	nsec
T_{DH}	Data hold time from negation of \overline{RD}	0		nsec

(b)

50MHz \Rightarrow 20 nsec/cycle

(a)



50
-6
-3

41nsec

(b) $41 - 20 =$
21nsec
(one fewer cycle)

Q] How much time does MM have
to produce a word from ~~the~~
when the address is stable (with
no wait states):

200MHz bus

$$T_{AD} = 2 \text{ nsec}$$

$$T_{DS} = 1 \text{ nsec}$$

$$\begin{array}{rcl} \text{A)} & \frac{1}{2} \text{ cycles} \times \frac{5 \text{ nsec}}{\text{cycle}} & = 7\frac{1}{2} \text{ nsec} \\ & & - 2 \quad T_{AD} \\ & & - 1 \quad T_{DS} \\ & & \hline & & 4\frac{1}{2} \text{ nsec} \end{array}$$

With one wait state: $9\frac{1}{2} \text{ nsec}$