

			_	
	1			
/		/	,	
	4		-	
1				/

Symbol	Parameter	Min	Max	Unit
T _{AD}	Address output delay		4	nsec
TML	Address stable prior to MREQ	2		nsec
T _M	\overline{MREQ} delay from falling edge of Φ in T_1		3	nsec
T _{RL}	RD delay from falling edge of Φ in T ₁		3	nsec
Tos	Data setup time prior to falling edge of Φ	2		nsec
T _{MH}	MREQ delay from falling edge of Φ in T ₃		3	nsec
T _{RH}	RD delay from falling edge of Φ in T₃		3	nsec
T _{DH}	Data hold time from negation of RD	0		nsec

(b)

100 MHz frequery bus -> 10 nsec/cycle

(cycle


(d) Memory takes 15 nsec to put the data

on the bus from the memory address

when

is stable.


	clock cycle time	-2-
Hz, cycles/second	Seconds/cycle	100 × 106
100 MHZ	10 nsec/cycle	100 million cycles
GHZ	Insec/cycle	= 10000000 /cycle
40mHz	25 sec/cycle	700000 76966
250 MHZ	4 Ksec/Gul 4000 Sec/cycle	1
5 Hz	200 Msec/cycle	2
2 GHz	500 picoser/cycle	1
8 Hz	125 msec/cycle	J 16
		1 32 64



Symbol	Parameter	Min	Max	Unit
T _{AD}	Address output delay		4	nsec
T _{ML}	Address stable prior to MREQ	2		nsec
T _M	\overline{MREQ} delay from falling edge of Φ in T_4		3	nsec
T _{RL}	RD delay from falling edge of Φ in T ₁		3	nsec
T _{DS}	Data setup time prior to falling edge of Φ	2		nsec
TMH	MREQ delay from falling edge of Φ in T ₃		3	nsec
T _{RH}	RD delay from falling edge of Φ in T ₃		3	nsec
T _{DH}	Data hold time from negation of RD	0		nsec

Picture of orders and deadlines. Requests and responses.

CPU puts an address on the bus and then issues and a READ requests. Memory receives the address and the request from the bus. Memory cannot keep up the request from the bus. Memory cannot keep up with the speed so it tells the CPU it'll be a while. With the speed so it tells the CPU it'll be a while. Then it tells the CPU the data is ready, the CPU reads the data and uses it.



Symbol	Parameter	Min	Max	Unit
TAD	Address output delay		4	nsec
T _{ML}	Address stable prior to MREQ	2		nsec
T _M	MREQ delay from falling edge of Φ in T ₁		3	nsec
T _{RL}	RD delay from falling edge of Φ in T ₁		3	nsec
Tos	Data setup time prior to falling edge of Φ	2		nsec
TMH	MREQ delay from falling edge of Φ in T ₃		3	nsec
Тан	RD delay from falling edge of Φ in T ₃		3	nsec
T _{DH}	Data hold time from negation of RD	0		nsec

CPU is requesting Lata (b) from memory and the CPU's dead line to receive it is measured from the falling edge of the clock.

7 67 m 15 m 75 m

100 metre long field

22 cycles Read cycle with 1 wait state T_{AD} **ADDRESS** Memory address to be read DS DATA Data TMH MREQ TAH RD TAL WAIT the Cpy Time -Must be the data a whole 10 the cpu requested Symbol Parameter Min Max Unit # of Address output delay 4 nsec TML Address stable prior to MREQ 2 nsec cycles T_M MREQ delay from falling edge of Φ in T₄ 3 nsec Will not TAL RD delay from falling edge of to in T1 3 nsec be ready ... Data setup time prior to falling edge of Φ 2 Tos nsec TMH MREQ delay from falling edge of Φ in T₃ 3 nsec do not check 3 TRH RD delay from falling edge of Φ in T₃ nsec Data hold time from negation of RD 0 nsec T_{DH}

order a pitta!


phone order - MREa

address & TAD

start In hour Countdown

(b)

6:50 arrival to eat 7:00 & Tos



Symbol	Parameter	Min	Max	Unit
TAD	Address output delay		4	nsec
T _{ML}	Address stable prior to MREQ	2		nsec
T _M	\overline{MREQ} delay from falling edge of Φ in T_1		3	nsec
T _{RL}	RD delay from falling edge of Φ in T ₁		3	nsec
Tos	Data setup time prior to falling edge of Φ	2		nsec
TMH	MREQ delay from falling edge of Φ in T ₃		3	nsec
T _{RH}	RD delay from falling edge of Φ in T ₃		3	nsec
T _{DH}	Data hold time from negation of RD	0		nsec

(b)

Midtern

330-530 Nel-331

feb. 22 Wednesday

Thursday - review - timing diagram

3 Set reps