2721 A word-addressable computer has a clacke which has 4 lines. Each line holds two words. An exerching program reads data in three passes from a set of address sequences as shown here in decimal format: Pass 1: 0,1,2,3,4,5,6,7,8 2: 8,7,6,5,4,3,2,1,6 3: 2,3,4,5,1,2,3,4,5 Draw the contests (in a table) of the cache at the end of Calculate the hit rate. each pass: Ca) for a direct - mapped cache Assure the cache is (b) for a 2-way 5-A cache (c) for a 4-way 5-A cache. instally empty. LRU algorithm

2 words/line

Direct-Mapped Cache

blocko / block 1

Pass 1: [0, 1, 2, 3) 4, 5, 6, 7, 8

21 8, A / 6, 15, 4, 3, 3, 1, 0 3: 2,3,4,5,1,2,3,4,5

[2,3] Passol

2-way 5-A Exam: put h The "top" empty The of its set Pass 1: (01)2,3,4,5,6,7,8 Pass 2: 187,6.5,4.3,3.1.0 1-Ru Pass 3: 2,3,4,5,1,2,3,4,5 (4,5) M 6,8 BG 23 8 8 R 2,3 [2,3] A 6,7)A 6,7 800 Pass 1

(C) 4-way 5-A Pass 1: 0,1,2,3,4,5,6,7,8 Pass 2: 8,7,6,5,4,3,2,1,0 Pass 2: 2,3,4,5,1,2,3,4,5 Pass 3: 2,3,4,5,1,2,3,4,5

The state of the s

21

\$ Superscalar orch (to Fedure bottlerechs)

cache: use principles of locality

Simple Instructions more registers Shorte distances

more buses

5-A cache / deeper pipeline

HPD access avoid real time

more HW Implementation more cache

fewer levels 1 BW

async buses & lathry

faster menory faste buses

Ecc

more cores more parallelism

more Alus

taster cpu

Spin HDD fuster

Add RI (RZ) R3 RIRZ R3