


2721

Lesson 3 after midterm

-1-

Microarchitecture Level



Cpu bus: only holds one word at a time
(per cycle)

-2-

registers are connected to the bus - Some only read
from the bus; others read/write from/to the bus.


we ~~is~~ will make the best use of our time by
interleaving processes


example: - chores
- spaghetti



Single-bus datapath

-3-





F D E an instruction

Pseudocode!


take 563 from PC
 put into MAR
 issue read
~~assert~~ assert memory request
 wait
 take word from MDR
 put into IR, decode it,
 do it

F
 D
 E

Assume Microprogram:

current
 next

FDE: ⁻⁵⁻
takes a while



- F**
1. PC_{out}, MAR_{in}, READ, ~~WMFC~~, ~~MDR_{out}~~
 CLR Y, Set Carry_{in}, ADD, Z_{in}
- D**
2. Z_{out}, PC_{in}, WMFC
 3. MDR_{out}, IR_{in}, DECODE
- Σ**

Fetch + Decode for 1-bus datapath.

-6-
-6-

1. PC_{OUT}, MAR_{IN}, READ, ~~WMFC~~,
CLEAR Y, SET C-IN ON ALU, ADD, Z_{IN}

2. Z_{OUT}, PC_{IN}, WMFC

3. MDR_{OUT}, IR_{IN}, DECODE

MICROCODE