

2721

-1-

A word-addressable computer has a cache which has 4 lines. Each line holds two words. An executing program reads data in three passes from a set of address sequences as shown here in decimal format:

Pass 1: 0, 1, 2, 3, 4, 5, 6, 7, 8

2: 8, 7, 6, 5, 4, 3, 2, 1, 0

3: 2, 3, 4, 5, 1, 2, 3, 4, 5

Draw the contents (in a table) of the cache at the end of each pass:

(a) for a direct-mapped cache

(b) for a 2-way S-A cache

(c) for a 4-way S-A cache.

LRU algorithm

Calculate the hit rate.

Assume the cache is initially empty.

(a) Direct-mapped cache

2 words/line

Pass 1: 0, 1 2, 3 4, 5, 6, 7, 8
 2: \checkmark 8, \checkmark 7, \checkmark 6, \checkmark 5, \checkmark 4, 3, \checkmark 2, 1, 0
 3: 2, 3, 4, 5, 1, 2, 3, 4, 5
 $\checkmark \checkmark \checkmark \checkmark \checkmark \checkmark \checkmark \checkmark \checkmark$

hit rate
 $\frac{21}{27}$

line 0	<div>0, 1</div> <div>8, 9</div>	<div>8, 9</div> <div>0, 1</div>	<div>0, 1</div>
1	<div>2, 3</div>	<div>2, 3</div>	<div>2, 3</div>
2	<div>4, 5</div>	<div>4, 5</div>	<div>4, 5</div>
3	<div>6, 7</div>	<div>6, 7</div>	<div>6, 7</div>
	Pass 1	2	3

(b) 2-way S-A

Pass 1: \checkmark 0, 1, 2, 3, 4, 5, 6, 7, 8

Pass 2: \checkmark 8, 7, 6, 5, 4, 3, 2, 1, 0

Pass 3: \checkmark 2, 3, 4, 5, 1, 2, 3, 4, 5

LRU

Exam: put in
the "top" empty
line of its set

-3-

Set 0

Set 1

0, 1 _A	8, 9 _C	8, 9 _B	0, 1 _G	0, 1 _E
4, 5 _B	4, 5 _E		4, 5 _G	4, 5 _G
2, 3 _A	2, 3 _F		2, 3 _G	2, 3 _G
6, 7 _B	6, 7 _D		6, 7 _A	

Pass 1

2

3

21
27

(c) 4-way 5-A

Pass 1: 0, 1, 2, 3, 4, 5, 6, 7, 8

Pass 2: 8, 7, 6, 5, 4, 3, 2, 1, 0

Pass 3: 2, 3, 4, 5, 1, 2, 3, 4, 5

~~8, 7, 6, 5, 4, 3, 2, 1, 0~~

21
27

Set
0

0, 1 AB 8, 9 I	0, 1 E 0, 1 m	0, 1 I
2, 3 B, D	2, 3 A, C, K	2, 3 A, C, F, K
4, 5 G, F	4, 5 B, I	4, 5 B, C, H, L, M
6, 7 G, H	6, 7 A, G	6, 7 A

Pass 1 2 3

SSD

~~the~~ superscalar arch (to reduce bottlenecks)

cache: use principles of locality

more registers

more buses

S-A cache

avoid real time

more cache

fewer levels

async buses

faster memory

faster buses

simpler instructions

shorter distances

deeper pipeline

HDD access

more HW implementation

↑ BW

↓ latency

~~etc~~

more cores

more parallelism

more ALUs

faster cpu

Spin HDD faster

Add R1 (R2) R3
R1 R2 R3